



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active  |
|--------------------------------|---|
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | 276480  |
| Number of I/O                  | 252   |
| Number of Gates                | 1500000   |
| Voltage - Supply               | 1.425V ~ 1.575V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 676-BGA   |
| Supplier Device Package        | 676-FBGA (27x27)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/afs1500-1fg676i |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Clock Aggregation**

Clock aggregation allows for multi-spine clock domains. A MUX tree provides the necessary flexibility to allow long lines or I/Os to access domains of one, two, or four global spines. Signal access to the clock aggregation system is achieved through long-line resources in the central rib, and also through local resources in the north and south ribs, allowing I/Os to feed directly into the clock system. As Figure 2-14 indicates, this access system is contiguous.

There is no break in the middle of the chip for north and south I/O VersaNet access. This is different from the quadrant clocks, located in these ribs, which only reach the middle of the rib. Refer to the *Using Global Resources in Actel Fusion Devices* application note.



Figure 2-14 • Clock Aggregation Tree Architecture



Device Architecture

### PLL Macro

The PLL functionality of the clock conditioning block is supported by the PLL macro. Note that the PLL macro reference clock uses the CLKA input of the CCC block, which is only accessible from the global A[2:0] package pins. Refer to Figure 2-22 on page 2-25 for more information.

The PLL macro provides five derived clocks (three independent) from a single reference clock. The PLL feedback loop can be driven either internally or externally. The PLL macro also provides power-down input and lock output signals. During power-up, POWERDOWN should be asserted Low until VCC is up. See Figure 2-19 on page 2-23 for more information.

Inputs:

- · CLKA: selected clock input
- POWERDOWN (active low): disables PLLs. The default state is power-down on (active low).

Outputs:

- LOCK (active high): indicates that PLL output has locked on the input reference signal
- GLA, GLB, GLC: outputs to respective global networks
- YB, YC: allows output from the CCC to be routed back to the FPGA core

As previously described, the PLL allows up to five flexible and independently configurable clock outputs. Figure 2-23 on page 2-26 illustrates the various clock output options and delay elements.

As illustrated, the PLL supports three distinct output frequencies from a given input clock. Two of these (GLB and GLC) can be routed to the B and C global networks, respectively, and/or routed to the device core (YB and YC).

There are five delay elements to support phase control on all five outputs (GLA, GLB, GLC, YB, and YC).

There is also a delay element in the feedback loop that can be used to advance the clock relative to the reference clock.

The PLL macro reference clock can be driven by an INBUF macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

The PLL macro reference clock can be driven directly from the FPGA core.

The PLL macro reference clock can also be driven from an I/O routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate it from the hardwired I/O connection described earlier.

The visual PLL configuration in SmartGen, available with the Libero SoC and Designer tools, will derive the necessary internal divider ratios based on the input frequency and desired output frequencies selected by the user. SmartGen allows the user to select the various delays and phase shift values necessary to adjust the phases between the reference clock (CLKA) and the derived clocks (GLA, GLB, GLC, YB, and YC). SmartGen also allows the user to select where the input clock is coming from. SmartGen automatically instantiates the special macro, PLLINT, when needed.



## Real-Time Counter (part of AB macro)

The RTC is a 40-bit loadable counter and used as the primary timekeeping element (Figure 2-29). The clock source, RTCCLK, must come from the CLKOUT signal of the crystal oscillator. The RTC can be configured to reset itself when a count value reaches the match value set in the Match Register.

The RTC is part of the Analog Block (AB) macro. The RTC is configured by the analog configuration MUX (ACM). Each address contains one byte of data. The circuitry in the RTC is powered by VCC33A, so the RTC can be used in standby mode when the 1.5 V supply is not present.



Figure 2-29 • RTC Block Diagram

| Signal Name     | Width | Direction | Function   |
|-----------------|-------|-----------|--|
| RTCCLK          | 1     | In        | Must come from CLKOUT of XTLOSC.   |
| RTCXTLMODE[1:0] | 2     | Out       | Controlled by xt_mode in CTRL_STAT. Signal must connect to the RTC_MODE signal in XTLOSC, as shown in Figure 2-27. |
| RTCXTLSEL       | 1     | Out       | Controlled by xtal_en from CTRL_STAT register. Signal must connect to<br>RTC_MODE signal in XTLOSC in Figure 2-27. |
| RTCMATCH        | 1     | Out       | Match signal for FPGA  |
|                 |       |           | 0 – Counter value does not equal the Match Register value.   |
|                 |       |           | 1 – Counter value equals the Match Register value.   |
| RTCPSMMATCH     | 1     | Out       | Same signal as RTCMATCH. Signal must connect to RTCPSMMATCH in<br>VRPSM, as shown in Figure 2-27.                  |

The 40-bit counter can be preloaded with an initial value as a starting point by the Counter Register. The count from the 40-bit counter can be read through the same set of address space. The count comes from a Read-Hold Register to avoid data changing during read. When the counter value equals the Match Register value, all Match Bits Register values will be 0xFFFFFFFFF. The RTCMATCH and RTCPSMMATCH signals will assert. The 40-bit counter can be configured to automatically reset to 0x000000000 when the counter value equals the Match Register value. The automatic reset does not apply if the Match Register value is 0x000000000. The RTCCLK has a prescaler to divide the clock by 128 before it is used for the 40-bit counter. Below is an example of how to calculate the OFF time.



## **Embedded Memories**

Fusion devices include four types of embedded memory: flash block, FlashROM, SRAM, and FIFO.

## **Flash Memory Block**

Fusion is the first FPGA that offers a flash memory block (FB). Each FB block stores 2 Mbits of data. The flash memory block macro is illustrated in Figure 2-32. The port pin name and descriptions are detailed on Table 2-19 on page 2-40. All flash memory block signals are active high, except for CLK and active low RESET. All flash memory operations are synchronous to the rising edge of CLK.



Figure 2-32 • Flash Memory Block



Conversely, when writing 4-bit values and reading 9-bit values, the ninth bit of a read operation will be undefined. The RAM blocks employ little-endian byte order for read and write operations.



Figure 2-47 • Fusion RAM Block with Embedded FIFO Controller

#### Modes of Operation

There are two read modes and one write mode:

- Read Nonpipelined (synchronous—1 clock edge): In the standard read mode, new data is driven
  onto the RD bus in the same clock cycle following RA and REN valid. The read address is
  registered on the read port clock active edge, and data appears at RD after the RAM access time.
  Setting PIPE to OFF enables this mode.
- Read Pipelined (synchronous—2 clock edges): The pipelined mode incurs an additional clock delay from the address to the data but enables operation at a much higher frequency. The read address is registered on the read port active clock edge, and the read data is registered and appears at RD after the second read clock edge. Setting PIPE to ON enables this mode.
- Write (synchronous—1 clock edge): On the write clock active edge, the write data is written into the SRAM at the write address when WEN is High. The setup times of the write address, write enables, and write data are minimal with respect to the write clock. Write and read transfers are described with timing requirements in the "SRAM Characteristics" section on page 2-63 and the "FIFO Characteristics" section on page 2-72.

#### **RAM** Initialization

Each SRAM block can be individually initialized on power-up by means of the JTAG port using the UJTAG mechanism (refer to the "JTAG IEEE 1532" section on page 2-229 and the *Fusion SRAM/FIFO Blocks* application note). The shift register for a target block can be selected and loaded with the proper bit configuration to enable serial loading. The 4,608 bits of data can be loaded in a single operation.



### SRAM Characteristics

**Timing Waveforms** 







*Figure 2-51* • RAM Read for Pipelined Output. Applicable to both RAM4K9 and RAM512x18.



The rate at which the gate voltage of the external MOSFET slews is determined by the current,  $I_g$ , sourced or sunk by the AG pin and the gate-to-source capacitance,  $C_{GS}$ , of the external MOSFET. As an approximation, the slew rate is given by EQ 6.

$$dv/dt = I_g / C_{GS}$$

EQ 6

 $C_{GS}$  is not a fixed capacitance but, depending on the circuitry connected to its drain terminal, can vary significantly during the course of a turn-on or turn-off transient. Thus, EQ 6 on page 2-91 can only be used for a first-order estimate of the switching speed of the external MOSFET.



Figure 2-75 • Gate Driver Example



Fusion uses a remote diode as a temperature sensor. The Fusion Temperature Monitor uses a differential input; the AT pin and ATRTN (AT Return) pin are the differential inputs to the Temperature Monitor. There is one Temperature Monitor in each Quad. A simplified block diagram is shown in Figure 2-77.



Figure 2-77 • Block Diagram for Temperature Monitor Circuit

The Fusion approach to measuring temperature is forcing two different currents through the diode with a ratio of 10:1. The switch that controls the different currents is controlled by the Temperature Monitor Strobe signal, TMSTB. Setting TMSTB to '1' will initiate a Temperature reading. The TMSTB should remain '1' until the ADC finishes sampling the voltage from the Temperature Monitor. The minimum sample time for the Temperature Monitor cannot be less than the minimum strobe high time minus the setup time. Figure 2-78 shows the timing diagram.





Note: When the IEEE 1149.1 Boundary Scan EXTEST instruction is executed, the AG pad drive strength ceases and becomes a 1 µA sink into the Fusion device.

## Table 2-93 • Summary of I/O Timing Characteristics – Software Default SettingsCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V,Worst-Case VCCI = I/O Standard DependentApplicable to Advanced I/Os

| I/O Standard                 | Drive Strength (mA) | Slew Rate | Capacitive Load (pF) | External Resistor (Ohm) | tpour | top  | toin | tey  | teout | tzı  | tzH  | t <sub>LZ</sub> | tHZ  | tzıs | tzHS | Units |
|------------------------------|---------------------|-----------|----------------------|-------------------------|-------|------|------|------|-------|------|------|-----------------|------|------|------|-------|
| 3.3 V LVTTL/<br>3.3 V LVCMOS | 12 mA               | High      | 35 pF                | -                       | 0.49  | 2.64 | 0.03 | 0.90 | 0.32  | 2.69 | 2.11 | 2.40            | 2.68 | 4.36 | 3.78 | ns    |
| 2.5 V LVCMOS                 | 12 mA               | High      | 35 pF                | _                       | 0.49  | 2.66 | 0.03 | 0.98 | 0.32  | 2.71 | 2.56 | 2.47            | 2.57 | 4.38 | 4.23 | ns    |
| 1.8 V LVCMOS                 | 12 mA               | High      | 35 pF                | _                       | 0.49  | 2.64 | 0.03 | 0.91 | 0.32  | 2.69 | 2.27 | 2.76            | 3.05 | 4.36 | 3.94 | ns    |
| 1.5 V LVCMOS                 | 12 mA               | High      | 35 pF                | _                       | 0.49  | 3.05 | 0.03 | 1.07 | 0.32  | 3.10 | 2.67 | 2.95            | 3.14 | 4.77 | 4.34 | ns    |
| 3.3 V PCI                    | Per PCI<br>spec     | High      | 10 pF                | 25 <sup>2</sup>         | 0.49  | 2.00 | 0.03 | 0.65 | 0.32  | 2.04 | 1.46 | 2.40            | 2.68 | 3.71 | 3.13 | ns    |
| 3.3 V PCI-X                  | Per PCI-X<br>spec   | High      | 10 pF                | 25 <sup>2</sup>         | 0.49  | 2.00 | 0.03 | 0.62 | 0.32  | 2.04 | 1.46 | 2.40            | 2.68 | 3.71 | 3.13 | ns    |
| LVDS                         | 24 mA               | High      | _                    | -                       | 0.49  | 1.37 | 0.03 | 1.20 | N/A   | N/A  | N/A  | N/A             | N/A  | N/A  | N/A  | ns    |
| LVPECL                       | 24 mA               | High      | -                    | _                       | 0.49  | 1.34 | 0.03 | 1.05 | N/A   | N/A  | N/A  | N/A             | N/A  | N/A  | N/A  | ns    |

Notes:

1. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-7 for derating values.

2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-123 on page 2-197 for connectivity. This resistor is not required during normal operation.

# Table 2-94 • Summary of I/O Timing Characteristics – Software Default SettingsCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V,Worst-Case VCCI = I/O Standard DependentApplicable to Standard I/Os

| I/O Standard                 | Drive Strength (mA) | Slew Rate | Capacitive Load (pF) | External Resistor (Ohm) | tpour | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>Þ</sub> v | teour | tzı  | tzH  | t <sub>LZ</sub> | t <sub>HZ</sub> | Units |
|------------------------------|---------------------|-----------|----------------------|-------------------------|-------|-----------------|------------------|------------------|-------|------|------|-----------------|-----------------|-------|
| 3.3 V LVTTL/<br>3.3 V LVCMOS | 8 mA                | High      | 35 pF                | -                       | 0.49  | 3.29            | 0.03             | 0.75             | 0.32  | 3.36 | 2.80 | 1.79            | 2.01            | ns    |
| 2.5 V LVCMOS                 | 8 mA                | High      | 35pF                 | -                       | 0.49  | 3.56            | 0.03             | 0.96             | 0.32  | 3.40 | 3.56 | 1.78            | 1.91            | ns    |
| 1.8 V LVCMOS                 | 4 mA                | High      | 35pF                 | _                       | 0.49  | 4.74            | 0.03             | 0.90             | 0.32  | 4.02 | 4.74 | 1.80            | 1.85            | ns    |
| 1.5 V LVCMOS                 | 2 mA                | High      | 35pF                 | —                       | 0.49  | 5.71            | 0.03             | 1.06             | 0.32  | 4.71 | 5.71 | 1.83            | 1.83            | ns    |

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-7 for derating values.



Device Architecture

#### 2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

| 2.5 V<br>LVCMOS   | v          | IL        | v         | н         | VOL       | VОН       | IOL | юн       | IOSL                    | IOSH                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------|------------|-----------|-----------|-----------|-----------|-----------|-----|----------|-------------------------|-------------------------|------------------|------------------|
| Drive<br>Strength | Min.<br>V  | Max.<br>V | Min.<br>V | Max.<br>V | Max.<br>V | Min.<br>V | mA  | mA       | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| Applicable to     | Pro I/O Ba | anks      |           |           |           |           |     |          |                         |                         |                  |                  |
| 4 mA              | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 4   | 4        | 18                      | 16                      | 10               | 10               |
| 8 mA              | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 8   | 8        | 37                      | 32                      | 10               | 10               |
| 12 mA             | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 12  | 12       | 74                      | 65                      | 10               | 10               |
| 16 mA             | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 16  | 16       | 87                      | 83                      | 10               | 10               |
| 24 mA             | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 24  | 24       | 124                     | 169                     | 10               | 10               |
| Applicable to     | Advanced   | I/O Bank  | s         |           | •         |           |     |          |                         | -                       |                  |                  |
| 2 mA              | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 2   | 2        | 18                      | 16                      | 10               | 10               |
| 4 mA              | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 4   | 4        | 18                      | 16                      | 10               | 10               |
| 6 mA              | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 6   | 6        | 37                      | 32                      | 10               | 10               |
| 8 mA              | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 8   | 8        | 37                      | 32                      | 10               | 10               |
| 12 mA             | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 12  | 12       | 74                      | 65                      | 10               | 10               |
| 16 mA             | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 16  | 16       | 87                      | 83                      | 10               | 10               |
| 24 mA             | -0.3       | 0.7       | 1.7       | 2.7       | 0.7       | 1.7       | 24  | 24       | 124                     | 169                     | 10               | 10               |
| Applicable to     | Standard   | I/O Banks |           |           |           |           |     | <u>.</u> |                         |                         |                  |                  |
| 2 mA              | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 2   | 2        | 18                      | 16                      | 10               | 10               |
| 4 mA              | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 4   | 4        | 18                      | 16                      | 10               | 10               |
| 6 mA              | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 6   | 6        | 37                      | 32                      | 10               | 10               |
| 8 mA              | -0.3       | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 8   | 8        | 37                      | 32                      | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



#### Figure 2-120 • AC Loading

Table 2-111 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|------------------------|
| 0             | 2.5            | 1.2                  | _               | 35                     |

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

# Table 2-125 • 1.8 V LVCMOS High Slew<br/>Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,<br/>Worst-Case VCCI = 1.7 V<br/>Applicable to Standard I/Os

| Drive    | Speed |                   |                 |                  |                 |                   |                 |                 |                 |                 |       |
|----------|-------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| Strength | Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | Units |
| 2 mA     | Std.  | 0.66              | 11.21           | 0.04             | 1.20            | 0.43              | 8.53            | 11.21           | 1.99            | 1.21            | ns    |
|          | -1    | 0.56              | 9.54            | 0.04             | 1.02            | 0.36              | 7.26            | 9.54            | 1.69            | 1.03            | ns    |
|          | -2    | 0.49              | 8.37            | 0.03             | 0.90            | 0.32              | 6.37            | 8.37            | 1.49            | 0.90            | ns    |
| 4 mA     | Std.  | 0.66              | 6.34            | 0.04             | 1.20            | 0.43              | 5.38            | 6.34            | 2.41            | 2.48            | ns    |
|          | -1    | 0.56              | 5.40            | 0.04             | 1.02            | 0.36              | 4.58            | 5.40            | 2.05            | 2.11            | ns    |
|          | -2    | 0.49              | 4.74            | 0.03             | 0.90            | 0.32              | 4.02            | 4.74            | 1.80            | 1.85            | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



Device Architecture

#### **HSTL Class I**

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). Fusion devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

| HSTL<br>Class I   |                  | VIL        | VIH        |           | VOL       | VOH        | IOL | юн | IOSL                    | IOSH                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------|------------------|------------|------------|-----------|-----------|------------|-----|----|-------------------------|-------------------------|------------------|------------------|
| Drive<br>Strength | Min. Max.<br>V V |            | Min.<br>V  | Max.<br>V | Max.<br>V | Min.<br>V  | mA  | mA | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 8 mA              | -0.3             | VREF – 0.1 | VREF + 0.1 | 3.6       | 0.4       | VCCI – 0.4 | 8   | 8  | 39                      | 32                      | 10               | 10               |

Table 2-150 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-128 • AC Loading

#### Table 2-151 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF – 0.1    | VREF + 0.1     | 0.75                 | 0.75            | 0.75           | 20                     |

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

Table 2-152 • HSTL Class I

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V

| Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.           | 0.66              | 3.18            | 0.04             | 2.12            | 0.43              | 3.24            | 3.14            |                 |                 | 5.47             | 5.38             | ns    |
| -1             | 0.56              | 2.70            | 0.04             | 1.81            | 0.36              | 2.75            | 2.67            |                 |                 | 4.66             | 4.58             | ns    |
| -2             | 0.49              | 2.37            | 0.03             | 1.59            | 0.32              | 2.42            | 2.35            |                 |                 | 4.09             | 4.02             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



## DDR Module Specifications

Input DDR Module



#### Figure 2-142 • Input DDR Timing Model

#### Table 2-179 • Parameter Definitions

| Parameter Name          | Parameter Definition         | Measuring Nodes (from, to) |
|-------------------------|------------------------------|----------------------------|
| t <sub>DDRICLKQ1</sub>  | Clock-to-Out Out_QR          | B, D                       |
| t <sub>DDRICLKQ2</sub>  | Clock-to-Out Out_QF          | B, E                       |
| t <sub>DDRISUD</sub>    | Data Setup Time of DDR Input | А, В                       |
| t <sub>DDRIHD</sub>     | Data Hold Time of DDR Input  | А, В                       |
| t <sub>DDRICLR2Q1</sub> | Clear-to-Out Out_QR          | C, D                       |
| t <sub>DDRICLR2Q2</sub> | Clear-to-Out Out_QF          | C, E                       |
| t <sub>DDRIREMCLR</sub> | Clear Removal                | С, В                       |
| t <sub>DDRIRECCLR</sub> | Clear Recovery               | С, В                       |

| Product<br>Grade | Storage<br>Temperature      | Element        | Grade Programming<br>Cycles | Retention |
|------------------|-----------------------------|----------------|-----------------------------|-----------|
| Commercial       | Min. T <sub>J</sub> = 0°C   | FPGA/FlashROM  | 500                         | 20 years  |
|                  | Max. T <sub>J</sub> = 85°C  | Embedded Flash | < 1,000                     | 20 years  |
|                  |                             |                | < 10,000                    | 10 years  |
|                  |                             |                | < 15,000                    | 5 years   |
| Industrial       | Min. T <sub>J</sub> = –40°C | FPGA/FlashROM  | 500                         | 20 years  |
|                  | Max. T <sub>J</sub> = 100°C | Embedded Flash | < 1,000                     | 20 years  |
|                  |                             |                | < 10,000                    | 10 years  |
|                  |                             |                | < 15,000                    | 5 years   |

#### Table 3-5 • FPGA Programming, Storage, and Operating Limits

## I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every Fusion device. These circuits ensure easy transition from the powered off state to the powered up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 3-1 on page 3-6.

There are five regions to consider during power-up.

Fusion I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 3-1).
- 2. VCCI > VCC 0.75 V (typical).
- 3. Chip is in the operating mode.

#### V<sub>CCI</sub> Trip Point:

Ramping up: 0.6 V < trip\_point\_up < 1.2 V

Ramping down: 0.5 V < trip\_point\_down < 1.1 V

#### V<sub>CC</sub> Trip Point:

Ramping up: 0.6 V < trip\_point\_up < 1.1 V

Ramping down: 0.5 V < trip\_point\_down < 1 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

#### Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers
- 3. Output buffers, after 200 ns delay from input buffer activation

#### PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper powerup behavior. Power ramp-up should be monotonic at least until VCC and VCCPLX exceed brownout activation levels. The  $V_{CC}$  activation level is specified as 1.1 V worst-case (see Figure 3-1 on page 3-6 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V  $\pm$  0.25 V), the PLL output lock signal goes low and/or the output clock is lost.

| Parameter          | Description                | Conditions  | Temp.                  | Min | Тур  | Мах | Unit |
|--------------------|----------------------------|---|------------------------|-----|------|-----|------|
| ICC <sup>1</sup>   | 1.5 V quiescent current    | Operational standby <sup>4</sup> ,                                    | T <sub>J</sub> = 25°C  |     | 4.8  | 10  | mA   |
|                    |                            | VCC = 1.575 V   | T <sub>J</sub> = 85°C  |     | 8.2  | 30  | mA   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 15   | 50  | mA   |
|                    |                            | Standby mode <sup>5</sup> or Sleep<br>mode <sup>6</sup> , VCC = 0 V   |                        |     | 0    | 0   | μA   |
| ICC33 <sup>2</sup> | 3.3 V analog supplies      | Operational standby <sup>4</sup> ,                                    | T <sub>J</sub> = 25°C  |     | 9.8  | 13  | mA   |
|                    | current                    | VCC33 = 3.63 V  | T <sub>J</sub> = 85°C  |     | 9.8  | 14  | mA   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 10.8 | 15  | mA   |
|                    |                            | Operational standby, only   | T <sub>J</sub> = 25°C  |     | 0.29 | 2   | mA   |
|                    |                            | Analog Quad and –3.3 V<br>output ON, VCC33 = 3.63 V                   | T <sub>J</sub> = 85°C  |     | 0.31 | 2   | mA   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 0.45 | 2   | mA   |
|                    |                            | Standby mode <sup>5</sup> , VCC33 = 3.63V                             | T <sub>J</sub> = 25°C  |     | 2.9  | 3.0 | mA   |
|                    |                            |   | T <sub>J</sub> = 85°C  |     | 2.9  | 3.1 | mA   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 3.5  | 6   | mA   |
|                    |                            | Sleep mode <sup>6</sup> , VCC33 = 3.63 V                              | T <sub>J</sub> = 25°C  |     | 19   | 18  | μΑ   |
|                    |                            |   | T <sub>J</sub> = 85°C  |     | 19   | 20  | μA   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 24   | 25  | μA   |
| ICCI <sup>3</sup>  | I/O quiescent current      | Operational standby <sup>6</sup> ,<br>VCCIx = 3.63 V                  | T <sub>J</sub> = 25°C  |     | 266  | 437 | μΑ   |
|                    |                            |   | T <sub>J</sub> = 85°C  |     | 266  | 437 | μΑ   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 266  | 437 | μA   |
| IJTAG              | JTAG I/O quiescent current | Operational standby <sup>4</sup> ,<br>VJTAG = 3.63 V                  | T <sub>J</sub> = 25°C  |     | 80   | 100 | μA   |
|                    |                            |   | T <sub>J</sub> = 85°C  |     | 80   | 100 | μA   |
|                    |                            |   | T <sub>J</sub> = 100°C |     | 80   | 100 | μA   |
|                    |                            | Standby mode <sup>5</sup> or Sleep<br>mode <sup>6</sup> , VJTAG = 0 V |                        |     | 0    | 0   | μA   |

| Table 3-10 • AFS250 Quiescent Supply Cu | urrent Characteristics |
|---|------------------------|
|---|------------------------|

Notes:

1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, and ICCI2.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTA G = VPUMP = 0 V.

Fusion Family of Mixed Signal FPGAs

| PQ208         |                 |                 | PQ208         |                 |                 |  |
|---------------|-----------------|-----------------|---------------|-----------------|-----------------|--|
| Pin<br>Number | AFS250 Function | AFS600 Function | Pin<br>Number | AFS250 Function | AFS600 Function |  |
| 74            | AV2             | AV4             | 111           | VCCNVM          | VCCNVM          |  |
| 75            | AC2             | AC4             | 112           | VCC             | VCC             |  |
| 76            | AG2             | AG4             | 112           | VCC             | VCC             |  |
| 77            | AT2             | AT4             | 113           | VPUMP           | VPUMP           |  |
| 78            | ATRTN1          | ATRTN2          | 114           | GNDQ            | NC              |  |
| 79            | AT3             | AT5             | 115           | VCCIB1          | ТСК             |  |
| 80            | AG3             | AG5             | 116           | ТСК             | TDI             |  |
| 81            | AC3             | AC5             | 117           | TDI             | TMS             |  |
| 82            | AV3             | AV5             | 118           | TMS             | TDO             |  |
| 83            | AV4             | AV6             | 119           | TDO             | TRST            |  |
| 84            | AC4             | AC6             | 120           | TRST            | VJTAG           |  |
| 85            | AG4             | AG6             | 121           | VJTAG           | IO57NDB2V0      |  |
| 86            | AT4             | AT6             | 122           | IO57NDB1V0      | GDC2/IO57PDB2V0 |  |
| 87            | ATRTN2          | ATRTN3          | 123           | GDC2/IO57PDB1V0 | IO56NDB2V0      |  |
| 88            | AT5             | AT7             | 124           | IO56NDB1V0      | GDB2/IO56PDB2V0 |  |
| 89            | AG5             | AG7             | 125           | GDB2/IO56PDB1V0 | IO55NDB2V0      |  |
| 90            | AC5             | AC7             | 126           | VCCIB1          | GDA2/IO55PDB2V0 |  |
| 91            | AV5             | AV7             | 127           | GND             | GDA0/IO54NDB2V0 |  |
| 92            | NC              | AV8             | 128           | IO55NDB1V0      | GDA1/IO54PDB2V0 |  |
| 93            | NC              | AC8             | 129           | GDA2/IO55PDB1V0 | VCCIB2          |  |
| 94            | NC              | AG8             | 130           | GDA0/IO54NDB1V0 | GND             |  |
| 95            | NC              | AT8             | 131           | GDA1/IO54PDB1V0 | VCC             |  |
| 96            | NC              | ATRTN4          | 132           | GDB0/IO53NDB1V0 | GCA0/IO45NDB2V0 |  |
| 97            | NC              | AT9             | 133           | GDB1/IO53PDB1V0 | GCA1/IO45PDB2V0 |  |
| 98            | NC              | AG9             | 134           | GDC0/IO52NDB1V0 | GCB0/IO44NDB2V0 |  |
| 99            | NC              | AC9             | 135           | GDC1/IO52PDB1V0 | GCB1/IO44PDB2V0 |  |
| 100           | NC              | AV9             | 136           | IO51NSB1V0      | GCC0/IO43NDB2V  |  |
| 101           | GNDAQ           | GNDAQ           |               |                 | 0               |  |
| 102           | VCC33A          | VCC33A          | 137           | VCCIB1          | GCC1/IO43PDB2V0 |  |
| 103           | ADCGNDREF       | ADCGNDREF       | 138           | GND             | IO42NDB2V0      |  |
| 104           | VAREF           | VAREF           | 139           | VCC             | IO42PDB2V0      |  |
| 105           | PUB             | PUB             | 140           | IO50NDB1V0      | IO41NDB2V0      |  |
| 106           | VCC33A          | VCC33A          | 141           | IO50PDB1V0      | GCC2/IO41PDB2V0 |  |
| 107           | GNDA            | GNDA            | 142           | GCA0/IO49NDB1V0 | VCCIB2          |  |
| 108           | PTEM            | PTEM            | 143           | GCA1/IO49PDB1V0 | GND             |  |
| 109           | PTBASE          | PTBASE          | 144           | GCB0/IO48NDB1V0 | VCC             |  |
| 110           | GNDNVM          | GNDNVM          | 145           | GCB1/IO48PDB1V0 | IO40NDB2V0      |  |
|               |                 | L]              | 146           | GCC0/IO47NDB1V0 | GCB2/IO40PDB2V0 |  |



## FG256



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/default.aspx.

| FG256      |                 |                 |                 |                  |  |
|------------|-----------------|-----------------|-----------------|------------------|--|
| Pin Number | AFS090 Function | AFS250 Function | AFS600 Function | AFS1500 Function |  |
| E13        | VCCIB1          | VCCIB1          | VCCIB2          | VCCIB2           |  |
| E14        | GCC2/IO33NDB1V0 | IO42NDB1V0      | IO32NDB2V0      | IO46NDB2V0       |  |
| E15        | GCB2/IO33PDB1V0 | GBC2/IO42PDB1V0 | GBC2/IO32PDB2V0 | GBC2/IO46PDB2V0  |  |
| E16        | GND             | GND             | GND             | GND              |  |
| F1         | NC              | NC              | IO79NDB4V0      | IO111NDB4V0      |  |
| F2         | NC              | NC              | IO79PDB4V0      | IO111PDB4V0      |  |
| F3         | GFB1/IO48PPB3V0 | IO72NDB3V0      | IO76NDB4V0      | IO112NDB4V0      |  |
| F4         | GFC0/IO49NDB3V0 | IO72PDB3V0      | IO76PDB4V0      | IO112PDB4V0      |  |
| F5         | NC              | NC              | IO82PSB4V0      | IO120PSB4V0      |  |
| F6         | GFC1/IO49PDB3V0 | GAC2/IO74PPB3V0 | GAC2/IO83PPB4V0 | GAC2/IO123PPB4V0 |  |
| F7         | NC              | IO09RSB0V0      | IO04PPB0V0      | IO05PPB0V1       |  |
| F8         | NC              | IO19RSB0V0      | IO08NDB0V1      | IO11NDB0V1       |  |
| F9         | NC              | NC              | IO20PDB1V0      | IO27PDB1V1       |  |
| F10        | NC              | IO29RSB0V0      | IO23NDB1V1      | IO37NDB1V2       |  |
| F11        | NC              | IO43NDB1V0      | IO36NDB2V0      | IO50NDB2V0       |  |
| F12        | NC              | IO43PDB1V0      | IO36PDB2V0      | IO50PDB2V0       |  |
| F13        | NC              | IO44NDB1V0      | IO39NDB2V0      | IO59NDB2V0       |  |
| F14        | NC              | GCA2/IO44PDB1V0 | GCA2/IO39PDB2V0 | GCA2/IO59PDB2V0  |  |
| F15        | GCC1/IO34PDB1V0 | GCB2/IO45PDB1V0 | GCB2/IO40PDB2V0 | GCB2/IO60PDB2V0  |  |
| F16        | GCC0/IO34NDB1V0 | IO45NDB1V0      | IO40NDB2V0      | IO60NDB2V0       |  |
| G1         | GEC0/IO46NPB3V0 | IO70NPB3V0      | IO74NPB4V0      | IO109NPB4V0      |  |
| G2         | VCCIB3          | VCCIB3          | VCCIB4          | VCCIB4           |  |
| G3         | GEC1/IO46PPB3V0 | GFB2/IO70PPB3V0 | GFB2/IO74PPB4V0 | GFB2/IO109PPB4V0 |  |
| G4         | GFA1/IO47PDB3V0 | GFA2/IO71PDB3V0 | GFA2/IO75PDB4V0 | GFA2/IO110PDB4V0 |  |
| G5         | GND             | GND             | GND             | GND              |  |
| G6         | GFA0/IO47NDB3V0 | IO71NDB3V0      | IO75NDB4V0      | IO110NDB4V0      |  |
| G7         | GND             | GND             | GND             | GND              |  |
| G8         | VCC             | VCC             | VCC             | VCC              |  |
| G9         | GND             | GND             | GND             | GND              |  |
| G10        | VCC             | VCC             | VCC             | VCC              |  |
| G11        | GDA1/IO37NDB1V0 | GCC0/IO47NDB1V0 | GCC0/IO43NDB2V0 | GCC0/IO62NDB2V0  |  |
| G12        | GND             | GND             | GND             | GND              |  |
| G13        | IO37PDB1V0      | GCC1/IO47PDB1V0 | GCC1/IO43PDB2V0 | GCC1/IO62PDB2V0  |  |
| G14        | GCB0/IO35NPB1V0 | IO46NPB1V0      | IO41NPB2V0      | IO61NPB2V0       |  |
| G15        | VCCIB1          | VCCIB1          | VCCIB2          | VCCIB2           |  |
| G16        | GCB1/IO35PPB1V0 | GCC2/IO46PPB1V0 | GCC2/IO41PPB2V0 | GCC2/IO61PPB2V0  |  |
| H1         | GEB1/IO45PDB3V0 | GFC2/IO69PDB3V0 | GFC2/IO73PDB4V0 | GFC2/IO108PDB4V0 |  |
| H2         | GEB0/IO45NDB3V0 | IO69NDB3V0      | IO73NDB4V0      | IO108NDB4V0      |  |

Fusion Family of Mixed Signal FPGAs

| Revision     | Changes  | Page  |
|--------------|--|-------|
| Advance v0.3 | The "Temperature Monitor" section was updated.   |       |
| (continued)  | EQ 2 is new.   |       |
|              | The "ADC Description" section was updated.   |       |
|              | Figure 2-16 • Fusion Clocking Options was updated.   |       |
|              | Table 2-46 · Analog Channel Specifications was updated.  | 2-118 |
|              | The notes in Table 2-72 • Fusion Standard and Advanced I/O – Hot-Swap and 5 V Input Tolerance Capabilities were updated.               | 2-144 |
|              | The "Simultaneously Switching Outputs and PCB Layout" section is new.  | 2-149 |
|              | LVPECL and LVDS were updated in Table 2-81 • Fusion Standard and Advanced I/O Attributes vs. I/O Standard Applications.                | 2-157 |
|              | LVPECL and LVDS were updated in Table 2-82 • Fusion Pro I/O Attributes vs. I/O Standard Applications.                                  | 2-158 |
|              | The "Timing Model" was updated.  | 2-161 |
|              | All voltage-referenced Minimum and Maximum DC Input and Output Level tables were updated.  |       |
|              | All Timing Characteristic tables were updated  | N/A   |
|              | Table 2-83 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions was updated. | 2-165 |
|              | Table 2-79 • Summary of I/O Timing Characteristics – Software Default Settings was updated.  | 2-134 |
|              | Table 2-93 • I/O Output Buffer Maximum Resistances <sup>1</sup> was updated.   | 2-171 |
|              | The "BLVDS/M-LVDS" section is new. BLVDS and M-LVDS are two new I/O standards included in the datasheet.                               | 2-211 |
|              | The "CoreMP7 and Cortex-M1 Software Tools" section is new.   | 2-257 |
|              | Table 2-83 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions was updated. |       |
|              | Table 2-79 • Summary of I/O Timing Characteristics – Software Default Settings was updated.  |       |
|              | Table 2-93 • I/O Output Buffer Maximum Resistances <sup>1</sup> was updated.   |       |
|              | The "BLVDS/M-LVDS" section is new. BLVDS and M-LVDS are two new I/O standards included in the datasheet.                               |       |
|              | The "108-Pin QFN" table for the AFS090 device is new.  | 3-2   |
|              | The "180-Pin QFN" table for the AFS090 device is new.  | 3-4   |
|              | The "208-Pin PQFP" table for the AFS090 device is new.   | 3-8   |
|              | The "256-Pin FBGA" table for the AFS090 device is new.   | 3-12  |
|              | The "256-Pin FBGA" table for the AFS250 device is new.   | 3-12  |