

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	252
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/afs1500-2fg676i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Fusion Device Family Overview

Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

The I/Os are controlled by the JTAG Boundary Scan register during programming, except for the analog pins (AC, AT and AV). The Boundary Scan register of the AG pin can be used to enable/disable the gate driver in software v9.0.

- 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
- 2. From the FlashPro GUI, click **PDB Configuration**. A FlashPoint Programming File Generator window appears.
- Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-3).
- Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:

1 - I/O is set to drive out logic High

0 – I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	К1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR[0]	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR[3]	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	К3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	B7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUE_LVCMOS33U	B6	Z

Figure 1-3 • I/O States During Programming Window

6. Click **OK** to return to the FlashPoint – Programming File Generator window.

I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.



Erase Page Operation

The Erase Page operation is initiated when the ERASEPAGE pin is asserted. The Erase Page operation allows the user to erase (set user data to zero) any page within the FB.

The use of the OVERWRITEPAGE and PAGELOSSPROTECT pins is the same for erase as for a Program Page operation.

As with the Program Page operation, a STATUS of '01' indicates that the addressed page is not erased.

A waveform for an Erase Page operation is shown in Figure 2-37.

Erase errors include the following:

- 1. Attempting to erase a page that is Overwrite Protected (STATUS = '01')
- 2. Attempting to erase a page that is not in the Page Buffer when the Page Buffer has entered Page Loss Protection mode (STATUS = '01')
- 3. The Write Count of the erased page exceeding the Write Threshold defined in the part specification (STATUS = '11')
- 4. The ECC Logic determining that there is an uncorrectable error within the erased page (STATUS = '10')



Figure 2-37 • FB Erase Page Waveform



Package Pin Assignments

QN180					
Pin Number	AFS250 Function				
C21	AG2	AG2			
C22	NC	NC			
C23	NC NC				
C24	NC NC				
C25	NC	AT5			
C26	GNDAQ	GNDAQ			
C27	NC	NC			
C28	NC	NC			
C29	NC	NC			
C30	NC	NC			
C31	GND	GND			
C32	NC	NC			
C33	NC	NC			
C34	NC	NC			
C35	GND	GND			
C36	GDB0/IO39NPB1V0	GDA0/IO54NPB1V0			
C37	GDA1/IO37NSB1V0	GDC0/IO52NSB1V0			
C38	GCA0/IO36NDB1V0	GCA0/IO49NDB1V0			
C39	GCB1/IO35PPB1V0	GCB1/IO48PPB1V0			
C40	GND	GND			
C41	GCA2/IO32NPB1V0	IO41NPB1V0			
C42	GBB2/IO31NDB1V0	IO40NDB1V0			
C43	NC	NC			
C44	NC	GBA1/IO39RSB0V0			
C45	NC	GBB0/IO36RSB0V0			
C46	GND	GND			
C47	NC	IO30RSB0V0			
C48	IO22RSB0V0	IO27RSB0V0			
C49	GND	GND			
C50	IO13RSB0V0	IO16RSB0V0			
C51	IO09RSB0V0	IO12RSB0V0			
C52	IO06RSB0V0	IO09RSB0V0			
C53	GND	GND			
C54	NC	GAB1/IO03RSB0V0			
C55	NC	GAA0/IO00RSB0V0			
C56	NC NC				

QN180				
Pin Number	AFS090 Function	AFS250 Function		
D1	NC	NC		
D2	NC	NC		
D3	NC	NC		
D4	NC	NC		

Fusion Family of Mixed Signal FPGAs

PQ208			PQ208			
Pin Number	AFS250 Function	AFS600 Function	Pin Number	AFS250 Function	AFS600 Function	
74	AV2	AV4	111	VCCNVM	VCCNVM	
75	AC2	AC4	112	VCC	VCC	
76	AG2	AG4	112	VCC	VCC	
77	AT2	AT4	113	VPUMP	VPUMP	
78	ATRTN1	ATRTN2	114	GNDQ	NC	
79	AT3	AT5	115	VCCIB1	ТСК	
80	AG3	AG5	116	ТСК	TDI	
81	AC3	AC5	117	TDI	TMS	
82	AV3	AV5	118	TMS	TDO	
83	AV4	AV6	119	TDO	TRST	
84	AC4	AC6	120	TRST	VJTAG	
85	AG4	AG6	121	VJTAG	IO57NDB2V0	
86	AT4	AT6	122	IO57NDB1V0	GDC2/IO57PDB2V0	
87	ATRTN2	ATRTN3	123	GDC2/IO57PDB1V0	IO56NDB2V0	
88	AT5	AT7	124	IO56NDB1V0	GDB2/IO56PDB2V0	
89	AG5	AG7	125	GDB2/IO56PDB1V0	IO55NDB2V0	
90	AC5	AC7	126	VCCIB1	GDA2/IO55PDB2V0	
91	AV5	AV7	127	GND	GDA0/IO54NDB2V0	
92	NC	AV8	128	IO55NDB1V0	GDA1/IO54PDB2V0	
93	NC	AC8	129	GDA2/IO55PDB1V0	VCCIB2	
94	NC	AG8	130	GDA0/IO54NDB1V0	GND	
95	NC	AT8	131	GDA1/IO54PDB1V0	VCC	
96	NC	ATRTN4	132	GDB0/IO53NDB1V0	GCA0/IO45NDB2V0	
97	NC	AT9	133	GDB1/IO53PDB1V0	GCA1/IO45PDB2V0	
98	NC	AG9	134	GDC0/IO52NDB1V0	GCB0/IO44NDB2V0	
99	NC	AC9	135	GDC1/IO52PDB1V0	GCB1/IO44PDB2V0	
100	NC	AV9	136	IO51NSB1V0	GCC0/IO43NDB2V	
101	GNDAQ	GNDAQ			0	
102	VCC33A	VCC33A	137	VCCIB1	GCC1/IO43PDB2V0	
103	ADCGNDREF	ADCGNDREF	138	GND	IO42NDB2V0	
104	VAREF	VAREF	139	VCC	IO42PDB2V0	
105	PUB	PUB	140	IO50NDB1V0	IO41NDB2V0	
106	VCC33A	VCC33A	141	IO50PDB1V0	GCC2/IO41PDB2V0	
107	GNDA	GNDA	142	GCA0/IO49NDB1V0	VCCIB2	
108	PTEM	PTEM	143	GCA1/IO49PDB1V0	GND	
109	PTBASE	PTBASE	144	GCB0/IO48NDB1V0	VCC	
110	GNDNVM	GNDNVM	145	GCB1/IO48PDB1V0	IO40NDB2V0	
		L]	146	GCC0/IO47NDB1V0	GCB2/IO40PDB2V0	

🌜 Microsemi.

Package Pin Assignments

FG676		FG676		FG676	
Pin Number	AFS1500 Function	Pin Number	AFS1500 Function	Pin Number	AFS1500 Function
L17	VCCIB2	N1	NC	P11	VCC
L18	GCB2/IO60PDB2V0	N2	NC	P12	GND
L19	IO58NDB2V0	N3	IO108NDB4V0	P13	VCC
L20	IO57NDB2V0	N4	VCCOSC	P14	GND
L21	IO59NDB2V0	N5	VCCIB4	P15	VCC
L22	GCC2/IO61PDB2V0	N6	XTAL2	P16	GND
L23	IO55PPB2V0	N7	GFC1/IO107PDB4V0	P17	VCCIB2
L24	IO56PDB2V0	N8	VCCIB4	P18	IO70NDB2V0
L25	IO55NPB2V0	N9	GFB1/IO106PDB4V0	P19	VCCIB2
L26	GND	N10	VCCIB4	P20	IO69NDB2V0
M1	NC	N11	GND	P21	GCA0/IO64NDB2V0
M2	VCCIB4	N12	VCC	P22	VCCIB2
M3	GFC2/IO108PDB4V0	N13	GND	P23	GCB0/IO63NDB2V0
M4	GND	N14	VCC	P24	GCB1/IO63PDB2V0
M5	IO109NDB4V0	N15	GND	P25	IO66NDB2V0
M6	IO110NDB4V0	N16	VCC	P26	IO67PDB2V0
M7	GND	N17	VCCIB2	R1	NC
M8	IO104NDB4V0	N18	IO70PDB2V0	R2	VCCIB4
M9	IO111NDB4V0	N19	VCCIB2	R3	IO103NDB4V0
M10	GND	N20	IO69PDB2V0	R4	GND
M11	VCC	N21	GCA1/IO64PDB2V0	R5	IO101PDB4V0
M12	GND	N22	VCCIB2	R6	IO100NPB4V0
M13	VCC	N23	GCC0/IO62NDB2V0	R7	GND
M14	GND	N24	GCC1/IO62PDB2V0	R8	IO99PDB4V0
M15	VCC	N25	IO66PDB2V0	R9	IO97PDB4V0
M16	GND	N26	IO65NDB2V0	R10	GND
M17	GND	P1	NC	R11	GND
M18	IO60NDB2V0	P2	NC	R12	VCC
M19	IO58PDB2V0	P3	IO103PDB4V0	R13	GND
M20	GND	P4	XTAL1	R14	VCC
M21	IO68NPB2V0	P5	VCCIB4	R15	GND
M22	IO61NDB2V0	P6	GNDOSC	R16	VCC
M23	GND	P7	GFC0/IO107NDB4V0	R17	GND
M24	IO56NDB2V0	P8	VCCIB4	R18	GDB2/IO83PDB2V0
M25	VCCIB2	P9	GFB0/IO106NDB4V0	R19	IO78PDB2V0
M26	IO65PDB2V0	P10	VCCIB4	R20	GND