



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	252
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/afs1500-2fgg676i

Table 2-7 AFS250 Global Resource Timing
Commercial Temperature Range Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V

Parameter	Description	2		1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	
t_{RCKL}	Input Low Delay for Global Clock	0.89	1.12	1.02	1.27	1.20	1.50	ns
t_{RCKH}	Input High Delay for Global Clock	0.88	1.14	1.00	1.30	1.17	1.53	ns
$t_{RCKMPWH}$	Minimum Pulse Width High for Global Clock							ns
$t_{RCKMPWL}$	Minimum Pulse Width Low for Global Clock							ns
t_{RCKSW}	Maximum Skew for Global Clock		0.26		0.30		0.35	ns

Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element located in a lightly loaded row (single element is connected to the global net).
- Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- For the derating values at specific junction temperature and voltage supply levels, refer to [Table 8-7 on page 3-9](#)

Table 2-8 AFS090 Global Resource Timing
Commercial Temperature Range Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V

Parameter	Description	2		1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	
t_{RCKL}	Input Low Delay for Global Clock	0.84	1.07	0.96	1.21	1.13	1.43	ns
t_{RCKH}	Input High Delay for Global Clock	0.83	1.10	0.95	1.25	1.12	1.47	ns
$t_{RCKMPWH}$	Minimum Pulse Width High for Global Clock							ns
$t_{RCKMPWL}$	Minimum Pulse Width Low for Global Clock							ns
t_{RCKSW}	Maximum Skew for Global Clock		0.27		0.30		0.36	ns

Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element located in a lightly loaded row (single element is connected to the global net).
- Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- For the derating values at specific junction temperature and voltage supply levels, refer to [Table 8-7 on page 3-9](#)

FG256				
Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function
A1	GND	GND	GND	GND
A2	VCCIB0	VCCIB0	VCCIB0	VCCIB0
A3	GAB0/IO02RSBOVO	GAA0/IO00RSBOVO	GAA0/IO01NDBOVO	GAA0/IO01NDBOVO
A4	GAB1/IO03RSBOVO	GAA1/IO01RSBOVO	GAA1/IO01PDBOVO	GAA1/IO01PDBOVO
A5	GND	GND	GND	GND
A6	IO07RSBOVO	IO11RSBOVO	IO10PDBOV1	IO07PDBOV1
A7	IO10RSBOVO	IO14RSBOVO	IO12PDBOV1	IO13PDBOV2
A8	IO11RSBOVO	IO15RSBOVO	IO12NDBOV1	IO13NDBOV2
A9	IO16RSBOVO	IO24RSBOVO	IO22NDB1VO	IO24NDB1VO
A10	IO17RSBOVO	IO25RSBOVO	IO22PDB1VO	IO24PDB1VO
A11	IO18RSBOVO	IO26RSBOVO	IO24NDB1V1	IO29NDB1V1
A12	GND	GND	GND	GND
A13	GBC0/IO25RSBOVO	GBA0/IO38RSBOVO	GBA0/IO28NDB1V1	GBA0/IO42NDB1V2
A14	GBA0/IO29RSBOVO	IO32RSBOVO	IO29NDB1V1	IO43NDB1V2
A15	VCCIB0	VCCIB0	VCCIB1	VCCIB1
A16	GND	GND	GND	GND
B1	VCOMPLA	VCOMPLA	VCOMPLA	VCOMPLA
B2	VCCPLA	VCCPLA	VCCPLA	VCCPLA
B3	GAA0/IO00RSBOVO	IO07RSBOVO	IO00NDBOVO	IO00NDBOVO
B4	GAA1/IO01RSBOVO	IO06RSBOVO	IO00PDBOVO	IO00PDBOVO
B5	NC	GAB1/IO03RSBOVO	GAB1/IO02PPBOVO	GAB1/IO02PPBOVO
B6	IO06RSBOVO	IO10RSBOVO	IO10NDBOV1	IO07NDBOV1
B7	VCCIB0	VCCIB0	VCCIB0	VCCIB0
B8	IO12RSBOVO	IO16RSBOVO	IO18NDB1VO	IO22NDB1VO
B9	IO13RSBOVO	IO17RSBOVO	IO18PDB1VO	IO22PDB1VO
B10	VCCIB0	VCCIB0	VCCIB1	VCCIB1
B11	IO19RSBOVO	IO27RSBOVO	IO24PDB1V1	IO29PDB1V1
B12	GBB0/IO27RSBOVO	GBC0/IO34RSBOVO	GBC0/IO26PDB1V1	GBC0/IO40NPB1V2
B13	GBC1/IO26RSBOVO	GBA1/IO39RSBOVO	GBA1/IO28PDB1V1	GBA1/IO42PDB1V2
B14	GBA1/IO30RSBOVO	IO33RSBOVO	IO29PDB1V1	IO43PDB1V2
B15	NC	NC	VCCPLB	VCCPLB
B16	NC	NC	VCOMPLB	VCOMPLB
C1	VCCIB3	VCCIB3	VCCIB4	VCCIB4
C2	GND	GND	GND	GND
C3	VCCIB3	VCCIB3	VCCIB4	VCCIB4
C4	NC	NC	VCCIB0	VCCIB0
C5	VCCIB0	VCCIB0	VCCIB0	VCCIB0
C6	GAC1/IO05RSBOVO	GAC1/IO05RSBOVO	GAC1/IO03PDBOVO	GAC1/IO03PDBOVO

