



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Detailo                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | 36864   |
| Number of I/O                  | 114   |
| Number of Gates                | 250000  |
| Voltage - Supply               | 1.425V ~ 1.575V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 256-LBGA  |
| Supplier Device Package        | 256-FPBGA (17x17)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/afs250-fg256i |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-4 • Combinatorial Timing Model and Waveforms



# Real-Time Counter (part of AB macro)

The RTC is a 40-bit loadable counter and used as the primary timekeeping element (Figure 2-29). The clock source, RTCCLK, must come from the CLKOUT signal of the crystal oscillator. The RTC can be configured to reset itself when a count value reaches the match value set in the Match Register.

The RTC is part of the Analog Block (AB) macro. The RTC is configured by the analog configuration MUX (ACM). Each address contains one byte of data. The circuitry in the RTC is powered by VCC33A, so the RTC can be used in standby mode when the 1.5 V supply is not present.



Figure 2-29 • RTC Block Diagram

| Table 2 | 2-14 • | RTC | Signal | Description |
|---------|--------|-----|--------|-------------|
|---------|--------|-----|--------|-------------|

| Signal Name     | Width | Direction | Function   |  |  |  |  |  |  |  |
|-----------------|-------|-----------|--|--|--|--|--|--|--|--|
| RTCCLK          | 1     | In        | Must come from CLKOUT of XTLOSC.   |  |  |  |  |  |  |  |
| RTCXTLMODE[1:0] | 2     |           | Controlled by xt_mode in CTRL_STAT. Signal must connect to the RTC_MODE signal in XTLOSC, as shown in Figure 2-27. |  |  |  |  |  |  |  |
| RTCXTLSEL       | 1     | Out       | Controlled by xtal_en from CTRL_STAT register. Signal must connect RTC_MODE signal in XTLOSC in Figure 2-27.       |  |  |  |  |  |  |  |
| RTCMATCH        | 1     | Out       | Match signal for FPGA  |  |  |  |  |  |  |  |
|                 |       |           | 0 – Counter value does not equal the Match Register value.   |  |  |  |  |  |  |  |
|                 |       |           | 1 – Counter value equals the Match Register value.   |  |  |  |  |  |  |  |
| RTCPSMMATCH     | 1     | Out       | Same signal as RTCMATCH. Signal must connect to RTCPSMMATCH in VRPSM, as shown in Figure 2-27.                     |  |  |  |  |  |  |  |

The 40-bit counter can be preloaded with an initial value as a starting point by the Counter Register. The count from the 40-bit counter can be read through the same set of address space. The count comes from a Read-Hold Register to avoid data changing during read. When the counter value equals the Match Register value, all Match Bits Register values will be 0xFFFFFFFFF. The RTCMATCH and RTCPSMMATCH signals will assert. The 40-bit counter can be configured to automatically reset to 0x000000000 when the counter value equals the Match Register value. The automatic reset does not apply if the Match Register value is 0x000000000. The RTCCLK has a prescaler to divide the clock by 128 before it is used for the 40-bit counter. Below is an example of how to calculate the OFF time.

# Flash Memory Block Pin Names

## Table 2-19 • Flash Memory Block Pin Names

| Interface Name   | Width | Direction | Description   |  |  |  |
|------------------|-------|-----------|---|--|--|--|
| ADDR[17:0]       | 18    | In        | Byte offset into the FB. Byte-based address.  |  |  |  |
| AUXBLOCK         | 1     | In        | When asserted, the page addressed is used to access the auxiliary block within that page.   |  |  |  |
| BUSY             | 1     | Out       | When asserted, indicates that the FB is performing an operation.  |  |  |  |
| CLK              | 1     | In        | User interface clock. All operations and status are synchronous to the rising edge of this clock.   |  |  |  |
| DATAWIDTH[1:0]   | 2     | In        | Data width<br>00 = 1 byte in RD/WD[7:0]<br>01 = 2 bytes in RD/WD[15:0]<br>1x = 4 bytes in RD/WD[31:0]   |  |  |  |
| DISCARDPAGE      | 1     | In        | When asserted, the contents of the Page Buffer are discarded so that a new page write can be started.   |  |  |  |
| ERASEPAGE        | 1     | In        | When asserted, the address page is to be programmed with all zeros<br>ERASEPAGE must transition synchronously with the rising edge of<br>CLK. |  |  |  |
| LOCKREQUEST      | 1     | In        | When asserted, indicates to the JTAG controller that the FPGA interface is accessing the FB.  |  |  |  |
| OVERWRITEPAGE    | 1     | In        | When asserted, the page addressed is overwritten with the contents of the Page Buffer if the page is writable.                                |  |  |  |
| OVERWRITEPROTECT | 1     | In        | When asserted, all program operations will set the overwrite protect bit of the page being programmed.  |  |  |  |
| PAGESTATUS       | 1     | In        | When asserted with REN, initiates a read page status operation.   |  |  |  |
| PAGELOSSPROTECT  | 1     | In        | When asserted, a modified Page Buffer must be programmed or discarded before accessing a new page.  |  |  |  |
| PIPE             | 1     | In        | Adds a pipeline stage to the output for operation above 50 MHz.   |  |  |  |
| PROGRAM          | 1     | In        | When asserted, writes the contents of the Page Buffer into the FB page addressed.   |  |  |  |
| RD[31:0]         | 32    | Out       | Read data; data will be valid from the first non-busy cycle (BUSY = 0) after REN has been asserted.   |  |  |  |
| READNEXT         | 1     | In        | When asserted with REN, initiates a read-next operation.  |  |  |  |
| REN              | 1     | In        | When asserted, initiates a read operation.  |  |  |  |
| RESET            | 1     | In        | When asserted, resets the state of the FB (active low).   |  |  |  |
| SPAREPAGE        | 1     | In        | When asserted, the sector addressed is used to access the spare page within that sector.  |  |  |  |



#### DINA and DINB

These are the input data signals, and they are nine bits wide. Not all nine bits are valid in all configurations. When a data width less than nine is specified, unused high-order signals must be grounded (Table 2-29).

#### **DOUTA and DOUTB**

These are the nine-bit output data signals. Not all nine bits are valid in all configurations. As with DINA and DINB, high-order bits may not be used (Table 2-29). The output data on unused pins is undefined.

Table 2-29 • Unused/Used Input and Output Data Pins for Various Supported Bus Widths

| D×W   | DINx/DOUTx |       |  |  |  |  |  |
|-------|------------|-------|--|--|--|--|--|
|       | Unused     | Used  |  |  |  |  |  |
| 4k×1  | [8:1]      | [0]   |  |  |  |  |  |
| 2k×2  | [8:2]      | [1:0] |  |  |  |  |  |
| 1k×4  | [8:4]      | [3:0] |  |  |  |  |  |
| 512×9 | None       | [8:0] |  |  |  |  |  |

Note: The "x" in DINx and DOUTx implies A or B.



# RAM512X18 Description

Figure 2-49 • RAM512X18





Figure 2-73 • Negative Current Monitor

#### Terminology

#### Accuracy

The accuracy of Fusion Current Monitor is  $\pm 2 \text{ mV}$  minimum plus 5% of the differential voltage at the input. The input accuracy can be translated to error at the ADC output by using EQ 4. The 10 V/V gain is the gain of the Current Monitor Circuit, as described in the "Current Monitor" section on page 2-86. For 8-bit mode, N = 8,  $V_{AREF} = 2.56$  V, zero differential voltage between AV and AC, the Error ( $E_{ADC}$ ) is equal to 2 LSBs.

$$E_{ADC} = (2mV + 0.05 |V_{AV} - V_{AC}|) \times (10V) / V \times \frac{2^{N}}{V_{AREF}}$$

EQ 4

where

N is the number of bits

 $V_{AREF}$  is the Reference voltage

 $V_{AV}$  is the voltage at AV pad

V<sub>AC</sub> is the voltage at AC pad



#### ADC Input Multiplexer

At the input to the Fusion ADC is a 32:1 multiplexer. Of the 32 input channels, up to 30 are user definable. Two of these channels are hardwired internally. Channel 31 connects to an internal temperature diode so the temperature of the Fusion device itself can be monitored. Channel 0 is wired to the FPGA's 1.5 V VCC supply, enabling the Fusion device to monitor its own power supply. Doing this internally makes it unnecessary to use an analog I/O to support these functions. The balance of the MUX inputs are connected to Analog Quads (see the "Analog Quad" section on page 2-80). Table 2-40 defines which Analog Quad inputs are associated with which specific analog MUX channels. The number of Analog Quads present is device-dependent; refer to the family list in the "Fusion Family" table on page I of this datasheet for the number of quads per device. Regardless of the number of quads populated in a device, the internal connections to both VCC and the internal temperature diode remain on Channels 0 and 31, respectively. To sample the internal temperature monitor, it must be strobed (similar to the AT pads). The TMSTBINT pin on the Analog Block macro is the control for strobing the internal temperature measurement diode.

To determine which channel is selected for conversion, there is a five-pin interface on the Analog Block, CHNUMBER[4:0], defined in Table 2-39.

| Channel Number | CHNUMBER[4:0] |
|----------------|---------------|
| 0              | 00000         |
| 1              | 00001         |
| 2              | 00010         |
| 3              | 00011         |
|                |               |
|                |               |
| •              | •             |
| 30             | 11110         |
| 31             | 11111         |

#### Table 2-39 • Channel Selection

Table 2-40 shows the correlation between the analog MUX input channels and the analog input pins.

#### Table 2-40 • Analog MUX Channels

| Analog MUX Channel | Signal     | Analog Quad Number |
|--------------------|------------|--------------------|
| 0                  | Vcc_analog |                    |
| 1                  | AV0        |                    |
| 2                  | AC0        | Analog Quad 0      |
| 3                  | AT0        |                    |
| 4                  | AV1        |                    |
| 5                  | AC1        | Analog Quad 1      |
| 6                  | AT1        |                    |
| 7                  | AV2        |                    |
| 8                  | AC2        | Analog Quad 2      |
| 9                  | AT2        |                    |
| 10                 | AV3        |                    |
| 11                 | AC3        | Analog Quad 3      |
| 12                 | AT3        |                    |
| 13                 | AV4        |                    |
| 14                 | AC4        | Analog Quad 4      |
| 15                 | AT4        | 1                  |



Temporary overshoots are allowed according to Table 3-4 on page 3-4.



Figure 2-103 • Solution 1

#### Solution 2

The board-level design must ensure that the reflected waveform at the pad does not exceed limits provided in Table 3-4 on page 3-4. This is a long-term reliability requirement.

This scheme will also work for a 3.3 V PCI/PCI-X configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the external resistors and Zener, as shown in Figure 2-104. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.



Figure 2-104 • Solution 2



# Selectable Skew between Output Buffer Enable/Disable Time

The configurable skew block is used to delay the output buffer assertion (enable) without affecting deassertion (disable) time.







Figure 2-108 • Timing Diagram (option1: bypasses skew circuit)



Figure 2-109 • Timing Diagram (option 2: enables skew circuit)





**Result: No Bus Contention** 

*Figure 2-112* • Timing Diagram (with skew circuit selected)

## Weak Pull-Up and Weak Pull-Down Resistors

Fusion devices support optional weak pull-up and pull-down resistors for each I/O pin. When the I/O is pulled up, it is connected to the VCCI of its corresponding I/O bank. When it is pulled down, it is connected to GND. Refer to Table 2-97 on page 2-171 for more information.

# Slew Rate Control and Drive Strength

Fusion devices support output slew rate control: high and low. The high slew rate option is recommended to minimize the propagation delay. This high-speed option may introduce noise into the system if appropriate signal integrity measures are not adopted. Selecting a low slew rate reduces this kind of noise but adds some delays in the system. Low slew rate is recommended when bus transients are expected. Drive strength should also be selected according to the design requirements and noise immunity of the system.

The output slew rate and multiple drive strength controls are available in LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V, LVCMOS 2.5 V, 5.0 V input, LVCMOS 1.8 V, and LVCMOS 1.5 V. All other I/O standards have a high output slew rate by default.

For Fusion slew rate and drive strength specifications, refer to the appropriate I/O bank table:

- Fusion Standard I/O (Table 2-78 on page 2-152)
- Fusion Advanced I/O (Table 2-79 on page 2-152)
- Fusion Pro I/O (Table 2-80 on page 2-152)

Table 2-83 on page 2-155 lists the default values for the above selectable I/O attributes as well as those that are preset for each I/O standard.

Refer to Table 2-78, Table 2-79, and Table 2-80 on page 2-152 for SLEW and OUT\_DRIVE settings. Table 2-81 on page 2-153 and Table 2-82 on page 2-154 list the I/O default attributes. Table 2-83 on page 2-155 lists the voltages for the supported I/O standards.

# Summary of I/O Timing Characteristics – Default I/O Software Settings

# Table 2-90 • Summary of AC Measuring Points Applicable to All I/O Bank Types

| Standard                   | Input Reference Voltage<br>(VREF_TYP) | Board Termination Voltage<br>(VTT_REF) | Measuring Trip Point<br>(Vtrip)         |
|----------------------------|---------------------------------------|--|---|
| 3.3 V LVTTL / 3.3 V LVCMOS | -                                     | _                                      | 1.4 V                                   |
| 2.5 V LVCMOS               | _                                     | -                                      | 1.2 V                                   |
| 1.8 V LVCMOS               | _                                     | -                                      | 0.90 V                                  |
| 1.5 V LVCMOS               | _                                     | -                                      | 0.75 V                                  |
| 3.3 V PCI                  | -                                     | -                                      | 0.285 * VCCI (RR)<br>0.615 * VCCI (FF)) |
| 3.3 V PCI-X                | -                                     | -                                      | 0.285 * VCCI (RR)<br>0.615 * VCCI (FF)  |
| 3.3 V GTL                  | 0.8 V                                 | 1.2 V                                  | VREF                                    |
| 2.5 V GTL                  | 0.8 V                                 | 1.2 V                                  | VREF                                    |
| 3.3 V GTL+                 | 1.0 V                                 | 1.5 V                                  | VREF                                    |
| 2.5 V GTL+                 | 1.0 V                                 | 1.5 V                                  | VREF                                    |
| HSTL (I)                   | 0.75 V                                | 0.75 V                                 | VREF                                    |
| HSTL (II)                  | 0.75 V                                | 0.75 V                                 | VREF                                    |
| SSTL2 (I)                  | 1.25 V                                | 1.25 V                                 | VREF                                    |
| SSTL2 (II)                 | 1.25 V                                | 1.25 V                                 | VREF                                    |
| SSTL3 (I)                  | 1.5 V                                 | 1.485 V                                | VREF                                    |
| SSTL3 (II)                 | 1.5 V                                 | 1.485 V                                | VREF                                    |
| LVDS                       | _                                     | -                                      | Cross point                             |
| LVPECL                     | _                                     | -                                      | Cross point                             |

#### Table 2-91 • I/O AC Parameter Definitions

| Parameter         | Definition  |
|-------------------|---|
| t <sub>DP</sub>   | Data to Pad delay through the Output Buffer                                 |
| t <sub>PY</sub>   | Pad to Data delay through the Input Buffer with Schmitt trigger disabled    |
| t <sub>DOUT</sub> | Data to Output Buffer delay through the I/O interface                       |
| t <sub>EOUT</sub> | Enable to Output Buffer Tristate Control delay through the I/O interface    |
| t <sub>DIN</sub>  | Input Buffer to Data delay through the I/O interface                        |
| t <sub>PYS</sub>  | Pad to Data delay through the Input Buffer with Schmitt trigger enabled     |
| t <sub>HZ</sub>   | Enable to Pad delay through the Output Buffer—High to Z                     |
| t <sub>ZH</sub>   | Enable to Pad delay through the Output Buffer—Z to High                     |
| t <sub>LZ</sub>   | Enable to Pad delay through the Output Buffer—Low to Z                      |
| t <sub>ZL</sub>   | Enable to Pad delay through the Output Buffer—Z to Low                      |
| t <sub>ZHS</sub>  | Enable to Pad delay through the Output Buffer with delayed enable—Z to High |
| t <sub>ZLS</sub>  | Enable to Pad delay through the Output Buffer with delayed enable—Z to Low  |



# Single-Ended I/O Characteristics

#### 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. The 3.3 V LVCMOS standard is supported as part of the 3.3 V LVTTL support.

| Table 2-102 • Minimum | and Maximum D | C Input and Out | nut l avals |
|-----------------------|---------------|-----------------|-------------|
|                       |               | o input and Out | put Levels  |

| 3.3 V LVTTL /<br>3.3 V LVCMOS | v         | IL        | v         | н         | VOL       | VOH       | IOL | юн | IOSL                    | IOSH                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----|----|-------------------------|-------------------------|------------------|------------------|
| Drive Strength                | Min.<br>V | Max.<br>V | Min.<br>V | Max.<br>V | Max.<br>V | Min.<br>V | mA  | mA | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| Applicable to P               | ro I/O Ba | nks       |           |           |           |           |     |    |                         |                         |                  |                  |
| 4 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 4   | 4  | 27                      | 25                      | 10               | 10               |
| 8 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 8   | 8  | 54                      | 51                      | 10               | 10               |
| 12 mA                         | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 12  | 12 | 109                     | 103                     | 10               | 10               |
| 16 mA                         | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 16  | 16 | 127                     | 132                     | 10               | 10               |
| 24 mA                         | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 24  | 24 | 181                     | 268                     | 10               | 10               |
| Applicable to A               | dvanced   | I/O Bank  | s         |           |           |           |     |    |                         | •                       |                  |                  |
| 2 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 2   | 2  | 27                      | 25                      | 10               | 10               |
| 4 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 4   | 4  | 27                      | 25                      | 10               | 10               |
| 6 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 6   | 6  | 54                      | 51                      | 10               | 10               |
| 8 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 8   | 8  | 54                      | 51                      | 10               | 10               |
| 12 mA                         | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 12  | 12 | 109                     | 103                     | 10               | 10               |
| 16 mA                         | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 16  | 16 | 127                     | 132                     | 10               | 10               |
| 24 mA                         | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 24  | 24 | 181                     | 268                     | 10               | 10               |
| Applicable to S               | tandard I | /O Banks  |           |           |           |           |     |    |                         | •                       |                  |                  |
| 2 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 2   | 2  | 27                      | 25                      | 10               | 10               |
| 4 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 4   | 4  | 27                      | 25                      | 10               | 10               |
| 6 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 6   | 6  | 54                      | 51                      | 10               | 10               |
| 8 mA                          | -0.3      | 0.8       | 2         | 3.6       | 0.4       | 2.4       | 8   | 8  | 54                      | 51                      | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



Figure 2-119 • AC Loading

# Table 2-117 • 2.5 V LVCMOS High Slew<br/>Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,<br/>Worst-Case VCCI = 2.3 V<br/>Applicable to Standard I/Os

| Drive<br>Strength | Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA              | Std.           | 0.66              | 8.20            | 0.04             | 1.29            | 0.43              | 7.24            | 8.20            | 2.03            | 1.91            | ns    |
|                   | -1             | 0.56              | 6.98            | 0.04             | 1.10            | 0.36              | 6.16            | 6.98            | 1.73            | 1.62            | ns    |
|                   | -2             | 0.49              | 6.13            | 0.03             | 0.96            | 0.32              | 5.41            | 6.13            | 1.52            | 1.43            | ns    |
| 4 mA              | Std.           | 0.66              | 8.20            | 0.04             | 1.29            | 0.43              | 7.24            | 8.20            | 2.03            | 1.91            | ns    |
|                   | –1             | 0.56              | 6.98            | 0.04             | 1.10            | 0.36              | 6.16            | 6.98            | 1.73            | 1.62            | ns    |
|                   | -2             | 0.49              | 6.13            | 0.03             | 0.96            | 0.32              | 5.41            | 6.13            | 1.52            | 1.43            | ns    |
| 6 mA              | Std.           | 0.66              | 4.77            | 0.04             | 1.29            | 0.43              | 4.55            | 4.77            | 2.38            | 2.55            | ns    |
|                   | -1             | 0.56              | 4.05            | 0.04             | 1.10            | 0.36              | 3.87            | 4.05            | 2.03            | 2.17            | ns    |
|                   | -2             | 0.49              | 3.56            | 0.03             | 0.96            | 0.32              | 3.40            | 3.56            | 1.78            | 1.91            | ns    |
| 8 mA              | Std.           | 0.66              | 4.77            | 0.04             | 1.29            | 0.43              | 4.55            | 4.77            | 2.38            | 2.55            | ns    |
|                   | -1             | 0.56              | 4.05            | 0.04             | 1.10            | 0.36              | 3.87            | 4.05            | 2.03            | 2.17            | ns    |
|                   | -2             | 0.49              | 3.56            | 0.03             | 0.96            | 0.32              | 3.40            | 3.56            | 1.78            | 1.91            | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

#### 2.5 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 2.5 V.

Table 2-147 • Minimum and Maximum DC Input and Output Levels

| 2.5 V<br>GTL+     |           | VIL        | VIH        |           | VOL       | VOH       | IOL | ЮН | IOSL                    | IOSH                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------|-----------|------------|------------|-----------|-----------|-----------|-----|----|-------------------------|-------------------------|------------------|------------------|
| Drive<br>Strength | Min.<br>V | Max.<br>V  | Min.<br>V  | Max.<br>V | Max.<br>V | Min.<br>V | mA  | mA | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 33 mA             | -0.3      | VREF – 0.1 | VREF + 0.1 | 3.6       | 0.6       | -         | 33  | 33 | 124                     | 169                     | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-127 • AC Loading

#### Table 2-148 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF – 0.1    | VREF + 0.1     | 1.0                  | 1.0             | 1.5            | 10                     |

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

```
Table 2-149 • 2.5 V GTL+
```

# Commercial Temperature Range Conditions: $T_J$ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.0 V

| Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.           | 0.66              | 2.21            | 0.04             | 1.51            | 0.43              | 2.25            | 2.10            |                 |                 | 4.48             | 4.34             | ns    |
| -1             | 0.56              | 1.88            | 0.04             | 1.29            | 0.36              | 1.91            | 1.79            |                 |                 | 3.81             | 3.69             | ns    |
| -2             | 0.49              | 1.65            | 0.03             | 1.13            | 0.32              | 1.68            | 1.57            |                 |                 | 3.35             | 4.34             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



#### **HSTL Class I**

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). Fusion devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

| HSTL<br>Class I   |           | VIL        | VIH        |           | VOL       | VOH        | IOL | юн | IOSL                    | IOSH                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------|-----------|------------|------------|-----------|-----------|------------|-----|----|-------------------------|-------------------------|------------------|------------------|
| Drive<br>Strength | Min.<br>V | Max.<br>V  | Min.<br>V  | Max.<br>V | Max.<br>V | Min.<br>V  | mA  | mA | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 8 mA              | -0.3      | VREF – 0.1 | VREF + 0.1 | 3.6       | 0.4       | VCCI – 0.4 | 8   | 8  | 39                      | 32                      | 10               | 10               |

Table 2-150 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-128 • AC Loading

#### Table 2-151 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF – 0.1    | VREF + 0.1     | 0.75                 | 0.75            | 0.75           | 20                     |

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

Table 2-152 • HSTL Class I

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V

| Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.           | 0.66              | 3.18            | 0.04             | 2.12            | 0.43              | 3.24            | 3.14            |                 |                 | 5.47             | 5.38             | ns    |
| -1             | 0.56              | 2.70            | 0.04             | 1.81            | 0.36              | 2.75            | 2.67            |                 |                 | 4.66             | 4.58             | ns    |
| -2             | 0.49              | 2.37            | 0.03             | 1.59            | 0.32              | 2.42            | 2.35            |                 |                 | 4.09             | 4.02             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



# **Pin Descriptions**

# **Supply Pins**

GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

#### GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ needs to always be connected on the board to GND. Note: In FG256, FG484, and FG676 packages, GNDQ and GND pins are connected within the package and are labeled as GND pins in the respective package pin assignment tables.

#### ADCGNDREF Analog Reference Ground

Analog ground reference used by the ADC. This pad should be connected to a quiet analog ground.

#### GNDA Ground (analog)

Quiet ground supply voltage to the Analog Block of Fusion devices. The use of a separate analog ground helps isolate the analog functionality of the Fusion device from any digital switching noise. A 0.2 V maximum differential voltage between GND and GNDA/GNDQ should apply to system implementation.

#### GNDAQ Ground (analog quiet)

Quiet ground supply voltage to the analog I/O of Fusion devices. The use of a separate analog ground helps isolate the analog functionality of the Fusion device from any digital switching noise. A 0.2 V maximum differential voltage between GND and GNDA/GNDQ should apply to system implementation. Note: In FG256, FG484, and FG676 packages, GNDAQ and GNDA pins are connected within the package and are labeled as GNDA pins in the respective package pin assignment tables.

#### GNDNVM Flash Memory Ground

Ground supply used by the Fusion device's flash memory block module(s).

#### GNDOSC Oscillator Ground

Ground supply for both integrated RC oscillator and crystal oscillator circuit.

#### VCC15A Analog Power Supply (1.5 V)

1.5 V clean analog power supply input for use by the 1.5 V portion of the analog circuitry.

#### VCC33A Analog Power Supply (3.3 V)

3.3 V clean analog power supply input for use by the 3.3 V portion of the analog circuitry.

#### VCC33N Negative 3.3 V Output

This is the -3.3 V output from the voltage converter. A 2.2  $\mu$ F capacitor must be connected from this pin to ground.

#### VCC33PMP Analog Power Supply (3.3 V)

3.3 V clean analog power supply input for use by the analog charge pump. To avoid high current draw, VCC33PMP should be powered up simultaneously with or after VCC33A.

#### VCCNVM Flash Memory Block Power Supply (1.5 V)

1.5 V power supply input used by the Fusion device's flash memory block module(s). To avoid high current draw, VCC should be powered up before or simultaneously with VCCNVM.

#### VCCOSC Oscillator Power Supply (3.3 V)

Power supply for both integrated RC oscillator and crystal oscillator circuit. The internal 100 MHz oscillator, powered by the VCCOSC pin, is needed for device programming, operation of the VDDN33 pump, and eNVM operation. VCCOSC is off only when VCCA is off. VCCOSC must be powered whenever the Fusion device needs to function.

#### XTAL2 Crystal Oscillator Circuit Input

Input to crystal oscillator circuit. Pin for connecting external crystal, ceramic resonator, RC network, or external clock input. When using an external crystal or ceramic oscillator, external capacitors are also recommended (Please refer to the crystal oscillator manufacturer for proper capacitor value).

If using external RC network or clock input, XTAL1 should be used and XTAL2 left unconnected. In the case where the Crystal Oscillator block is not used, the XTAL1 pin should be connected to GND and the XTAL2 pin should be left floating.

# Security

Fusion devices have a built-in 128-bit AES decryption core. The decryption core facilitates highly secure, in-system programming of the FPGA core array fabric and the FlashROM. The FlashROM and the FPGA core fabric can be programmed independently from each other, allowing the FlashROM to be updated without the need for change to the FPGA core fabric. The AES master key is stored in on-chip nonvolatile memory (flash). The AES master key can be preloaded into parts in a security-protected programming environment (such as the Microsemi in-house programming center), and then "blank" parts can be shipped to an untrusted programming or manufacturing center for final personalization with an AES-encrypted bitstream. Late stage product changes or personalization can be implemented easily and with high level security by simply sending a STAPL file with AES-encrypted data. Highly secure remote field updates over public networks (such as the Internet) are possible by sending and programming a STAPL file with AES-encrypted data. For more information, refer to the *Fusion Security* application note.

#### 128-Bit AES Decryption

The 128-bit AES standard (FIPS-197) block cipher is the National Institute of Standards and Technology (NIST) replacement for DES (Data Encryption Standard FIPS46-2). AES has been designed to protect sensitive government information well into the 21st century. It replaces the aging DES, which NIST adopted in 1977 as a Federal Information Processing Standard used by federal agencies to protect sensitive, unclassified information. The 128-bit AES standard has 3.4 × 10<sup>38</sup> possible 128-bit key variants, and it has been estimated that it would take 1,000 trillion years to crack 128-bit AES cipher text using exhaustive techniques. Keys are stored (protected with security) in Fusion devices in nonvolatile flash memory. All programming files sent to the device can be authenticated by the part prior to programming to ensure that bad programming data is not loaded into the part that may possibly damage it. All programming verification is performed on-chip, ensuring that the contents of Fusion devices remain as secure as possible.

AES decryption can also be used on the 1,024-bit FlashROM to allow for remote updates of the FlashROM contents. This allows for easy support of subscription model products and protects them with measures designed to provide the highest level of security available. See the application note *Fusion Security* for more details.

### AES for Flash Memory

AES decryption can also be used on the flash memory blocks. This provides the best available security during update of the flash memory blocks. During runtime, the encrypted data can be clocked in via the JTAG interface. The data can be passed through the internal AES decryption engine, and the decrypted data can then be stored in the flash memory block.

# Programming

Programming can be performed using various programming tools, such as Silicon Sculptor II (BP Micro Systems) or FlashPro3 (Microsemi).

The user can generate STP programming files from the Designer software and can use these files to program a device.

Fusion devices can be programmed in-system. During programming, VCCOSC is needed in order to power the internal 100 MHz oscillator. This oscillator is used as a source for the 20 MHz oscillator that is used to drive the charge pump for programming.

# Power per I/O Pin

#### Table 3-12 • Summary of I/O Input Buffer Power (per pin)—Default I/O Software Settings

|   | VCCI (V)                              | Static Power<br>PDC7 (mW) <sup>1</sup> | Dynamic Power<br>PAC9 (µW/MHz) <sup>2</sup> |
|---|---------------------------------------|--|---|
| Applicable to Pro I/O Banks               |                                       |  |   |
| Single-Ended                              |                                       |  |   |
| 3.3 V LVTTL/LVCMOS                        | 3.3                                   | -                                      | 17.39                                       |
| 3.3 V LVTTL/LVCMOS – Schmitt trigger      | 3.3                                   | _                                      | 25.51                                       |
| 2.5 V LVCMOS                              | 2.5                                   | _                                      | 5.76  |
| 2.5 V LVCMOS – Schmitt trigger            | 2.5                                   | _                                      | 7.16  |
| 1.8 V LVCMOS                              | 1.8                                   | _                                      | 2.72  |
| 1.8 V LVCMOS – Schmitt trigger            | 1.8                                   | _                                      | 2.80  |
| 1.5 V LVCMOS (JESD8-11)                   | 1.5                                   | _                                      | 2.08  |
| 1.5 V LVCMOS (JESD8-11) – Schmitt trigger | 1.5                                   | _                                      | 2.00  |
| 3.3 V PCI                                 | 3.3                                   | _                                      | 18.82                                       |
| 3.3 V PCI – Schmitt trigger               | 3.3                                   | _                                      | 20.12                                       |
| 3.3 V PCI-X                               | 3.3                                   | _                                      | 18.82                                       |
| 3.3 V PCI-X – Schmitt trigger             | 3.3                                   | _                                      | 20.12                                       |
| Voltage-Referenced                        |                                       |  |   |
| 3.3 V GTL                                 | 3.3                                   | 2.90                                   | 8.23  |
| 2.5 V GTL                                 | 2.5                                   | 2.13                                   | 4.78  |
| 3.3 V GTL+                                | 3.3                                   | 2.81                                   | 4.14  |
| 2.5 V GTL+                                | 2.5                                   | 2.57                                   | 3.71  |
| HSTL (I)                                  | 1.5                                   | 0.17                                   | 2.03  |
| HSTL (II)                                 | 1.5                                   | 0.17                                   | 2.03  |
| SSTL2 (I)                                 | 2.5                                   | 1.38                                   | 4.48  |
| SSTL2 (II)                                | 2.5                                   | 1.38                                   | 4.48  |
| SSTL3 (I)                                 | 3.3                                   | 3.21                                   | 9.26  |
| SSTL3 (II)                                | 3.3                                   | 3.21                                   | 9.26  |
| Differential                              | · · · · · · · · · · · · · · · · · · · |  | -   |
| LVDS                                      | 2.5                                   | 2.26                                   | 1.50  |
| LVPECL                                    | 3.3                                   | 5.71                                   | 2.17  |

Notes:

1. PDC7 is the static power (where applicable) measured on VCCI.

2. PAC9 is the total dynamic power measured on VCC and VCCI.



Package Pin Assignments

|               | PQ208           |                 |               | PQ208           |                 |
|---------------|-----------------|-----------------|---------------|-----------------|-----------------|
| Pin<br>Number | AFS250 Function | AFS600 Function | Pin<br>Number | AFS250 Function | AFS600 Function |
| 1             | VCCPLA          | VCCPLA          | 38            | IO60NDB3V0      | GEB0/IO62NDB4V0 |
| 2             | VCOMPLA         | VCOMPLA         | 39            | GND             | GEA1/IO61PDB4V0 |
| 3             | GNDQ            | GAA2/IO85PDB4V0 | 40            | VCCIB3          | GEA0/IO61NDB4V0 |
| 4             | VCCIB3          | IO85NDB4V0      | 41            | GEB2/IO59PDB3V0 | GEC2/IO60PDB4V0 |
| 5             | GAA2/IO76PDB3V0 | GAB2/IO84PDB4V0 | 42            | IO59NDB3V0      | IO60NDB4V0      |
| 6             | IO76NDB3V0      | IO84NDB4V0      | 43            | GEA2/IO58PDB3V0 | VCCIB4          |
| 7             | GAB2/IO75PDB3V0 | GAC2/IO83PDB4V0 | 44            | IO58NDB3V0      | GNDQ            |
| 8             | IO75NDB3V0      | IO83NDB4V0      | 45            | VCC             | VCC             |
| 9             | NC              | IO77PDB4V0      | 45            | VCC             | VCC             |
| 10            | NC              | IO77NDB4V0      | 46            | VCCNVM          | VCCNVM          |
| 11            | VCC             | IO76PDB4V0      | 47            | GNDNVM          | GNDNVM          |
| 12            | GND             | IO76NDB4V0      | 48            | GND             | GND             |
| 13            | VCCIB3          | VCC             | 49            | VCC15A          | VCC15A          |
| 14            | IO72PDB3V0      | GND             | 50            | PCAP            | PCAP            |
| 15            | IO72NDB3V0      | VCCIB4          | 51            | NCAP            | NCAP            |
| 16            | GFA2/IO71PDB3V0 | GFA2/IO75PDB4V0 | 52            | VCC33PMP        | VCC33PMP        |
| 17            | IO71NDB3V0      | IO75NDB4V0      | 53            | VCC33N          | VCC33N          |
| 18            | GFB2/IO70PDB3V0 | GFC2/IO73PDB4V0 | 54            | GNDA            | GNDA            |
| 19            | IO70NDB3V0      | IO73NDB4V0      | 55            | GNDAQ           | GNDAQ           |
| 20            | GFC2/IO69PDB3V0 | VCCOSC          | 56            | NC              | AV0             |
| 21            | IO69NDB3V0      | XTAL1           | 57            | NC              | AC0             |
| 22            | VCC             | XTAL2           | 58            | NC              | AG0             |
| 23            | GND             | GNDOSC          | 59            | NC              | AT0             |
| 24            | VCCIB3          | GFC1/IO72PDB4V0 | 60            | NC              | ATRTN0          |
| 25            | GFC1/IO68PDB3V0 | GFC0/IO72NDB4V0 | 61            | NC              | AT1             |
| 26            | GFC0/IO68NDB3V0 | GFB1/IO71PDB4V0 | 62            | NC              | AG1             |
| 27            | GFB1/IO67PDB3V0 | GFB0/IO71NDB4V0 | 63            | NC              | AC1             |
| 28            | GFB0/IO67NDB3V0 | GFA1/IO70PDB4V0 | 64            | NC              | AV1             |
| 29            | VCCOSC          | GFA0/IO70NDB4V0 | 65            | AV0             | AV2             |
| 30            | XTAL1           | IO69PDB4V0      | 66            | AC0             | AC2             |
| 31            | XTAL2           | IO69NDB4V0      | 67            | AG0             | AG2             |
| 32            | GNDOSC          | VCC             | 68            | AT0             | AT2             |
| 33            | GEB1/IO62PDB3V0 | GND             | 69            | ATRTN0          | ATRTN1          |
| 34            | GEB0/IO62NDB3V0 | VCCIB4          | 70            | AT1             | AT3             |
| 35            | GEA1/IO61PDB3V0 | GEC1/IO63PDB4V0 | 71            | AG1             | AG3             |
| 36            | GEA0/IO61NDB3V0 | GEC0/IO63NDB4V0 | 72            | AC1             | AC3             |
| 37            | GEC2/IO60PDB3V0 | GEB1/IO62PDB4V0 | 73            | AV1             | AV3             |



Datasheet Information

| Revision                        | Changes  | Page  |  |  |  |
|---------------------------------|--|-------|--|--|--|
| v2.0, Revision 1<br>(July 2009) | The MicroBlade and Fusion datasheets have been combined. Pigeon Point information is new.  | N/A   |  |  |  |
|                                 | CoreMP7 support was removed since it is no longer offered.   |       |  |  |  |
|                                 | -F was removed from the datasheet since it is no longer offered.   |       |  |  |  |
|                                 | The operating temperature was changed from ambient to junction to better reflect actual conditions of operations.  |       |  |  |  |
|                                 | Commercial: 0°C to 85°C  |       |  |  |  |
|                                 | Industrial: –40°C to 100°C   |       |  |  |  |
|                                 | The version number category was changed from Preliminary to Production, which means the datasheet contains information based on final characterization. The version number changed from Preliminary v1.7 to v2.0.  |       |  |  |  |
|                                 | The "Integrated Analog Blocks and Analog I/Os" section was updated to include a reference to the "Analog System Characteristics" section in the <i>Device Architecture</i> chapter of the datasheet, which includes Table 2-46 • Analog Channel Specifications and specific voltage data.      | 1-4   |  |  |  |
|                                 | The phrase "Commercial-Case Conditions" in timing table titles was changed to "Commercial Temperature Range Conditions."   | N/A   |  |  |  |
|                                 | The "Crystal Oscillator" section was updated significantly. Please review carefully.   | 2-20  |  |  |  |
|                                 | The "Real-Time Counter (part of AB macro)" section was updated significantly. Please review carefully.   | 2-33  |  |  |  |
|                                 | There was a typo in Table 2-19 • Flash Memory Block Pin Names for the ERASEPAGE description; it was the same as DISCARDPAGE. As as a result, the ERASEPAGE description was updated.  |       |  |  |  |
|                                 | The $t_{\mbox{FMAXCLKNVM}}$ parameter was updated in Table 2-25 $\bullet$ Flash Memory Block Timing.   | 2-52  |  |  |  |
|                                 | Table 2-31 • RAM4K9 and Table 2-32 • RAM512X18 were updated.   | 2-66  |  |  |  |
|                                 | In Table 2-36 • Analog Block Pin Description, the Function description for PWRDWN was changed from "Comparator power-down if 1" to   | 2-78  |  |  |  |
|                                 | "ADC comparator power-down if 1. When asserted, the ADC will stop functioning,<br>and the digital portion of the analog block will continue operating. This may result in<br>invalid status flags from the analog block. Therefore, Microsemi does not<br>recommend asserting the PWRDWN pin." |       |  |  |  |
|                                 | Figure 2-75 • Gate Driver Example was updated.   | 2-91  |  |  |  |
|                                 | The "ADC Operation" section was updated. Please review carefully.  | 2-104 |  |  |  |
|                                 | Figure 2-92 • Intra-Conversion Timing Diagram and Figure 2-93 • Injected Conversion Timing Diagram are new.  | 2-113 |  |  |  |
|                                 | The "Typical Performance Characteristics" section is new.  | 2-115 |  |  |  |
|                                 | Table 2-49 • Analog Channel Specifications was significantly updated.  | 2-117 |  |  |  |
|                                 | Table 2-50 • ADC Characteristics in Direct Input Mode was significantly updated.   | 2-120 |  |  |  |
|                                 | In Table 2-52 • Calibrated Analog Channel Accuracy 1,2,3, note 2 was updated.  | 2-123 |  |  |  |
|                                 | In Table 2-53 • Analog Channel Accuracy: Monitoring Standard Positive Voltages,<br>note 1 was updated.   | 2-124 |  |  |  |
|                                 | In Table 2-54 • ACM Address Decode Table for Analog Quad, bit 89 was removed.  | 2-126 |  |  |  |