



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	114
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/afs250-fgg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Embedded Memories

Flash Memory Blocks

The flash memory available in each fixion device is composed of one floour flash blocks, each 2 Mbits in density. Each block operates independently with edicated flash controller and interface. Fusion flash memory blocks combine fast access times (60 ns random access and 10 ns access in Read-Ahead mode) with a configurable 8-, 16/2-,32-bit datapath, enabling higheed flash operation without wait states. The memory block is organized in pages sectors. Each page has 128 bytes, with 33 pages comprising one sector and 64 sectors per block. Alshe block can support multiple partitions. The only constraint on size is that partition boundaries courscide with page boundaries. The flexibility and granularity enable many use models and valid added granularity in programming updates.

Fusion devices support two methods of external accoests flash memory blocks. The first method is a serial interface that a built-in JTAG-compliant powthich allows in-system programmability during user or monitor/test modes. This serial face supports programming of an AES-encrypted stream. Data protected with security measures be passed through the AG interface, decrypted, and then programmed in the flash block. The second method is a soft parallel interface.

FPGA logic or an on-chip soft microprocessor caceas flash memory through the parallel interface. Since the flash parallel interface is implemented than FPGA fabric, it can potentially be customized to meet special user requirements. For more information, refer tootter FI Handbook. The flash memory parallel interface provides configurablee by ide (x8), word-wide (x16), or dual-word-wide (x32) data-port options. Through the programmabes fibarallel interface, the on-chip and off-chip memories can be cascaded for wider or deeper configurations.

The flash memory has built-in security. The user canfiguore either the entire flash block or the small blocks to protect against unintentional or intrusive attempts to change or destroy the storage contents. Each on-chip flash memory block has a dedicated controller, enabling each block to operate independently.

The flash block logic consists the following sub-blocks:

Flash block Contains all stored data. The flash block contains 64 sectors and each sector contains 33 pages of data.

Page Buffer Contains the contents of the current page being modified. A page contains 8 blocks of data.

Block Buffer Contains the contents of the black accessed. A block contains 128 data bits.

ECC Logic The flash memory stores error correction information with each block to perform single-bit error correction and double-bit error detection on all data blocks.

User Nonvolatile FlashROM

In addition to the flash blocks, Fusion devises have 1 Kbit of user-accessible, nonvolatile FlashROM on-chip. The FlashROM is organized as 8x128-bit ges. The FlashROM can be used in diverse system applications:

Internet protocol addressing (wireless or fixed)

System calibration settings

Device serialization and/or inventory control

Subscription-based business models (for example, set-top boxes)

Secure key storage for communication logorithms protected by security

Asset management/tracking

Date stamping

Version management

The FlashROM is written using the standard IEEE32 JTAG programming interface. Pages can be individually programmed (erasealnd written). On-chip AES decryptican be used selectively over public networks to load data such as security states red in the FlashROM for a user design.

The FlashROM can be programmed (erased and veri) tvia the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing.

Global Clocking

Fusion devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, therare on-chip oscillators as well as a comprehensive global clock distribution network.

The integrated RC oscillator generates a 100 MHz clock. It is used internally to provide a known clock source to the flash memory read and write collitical also be used as a source for the PLLs.

The crystal oscillator supports the following operating modes:

Crystal (32.768 KHz to 20 MHz)

Ceramic (500 KHz to 8 MHz)

RC (32.768 KHz to 4 MHz)

Each VersaTile input and output port has access to nine VersaNets: six main and three quadrant global networks. The VersaNets can be driven by the CCC dimensional accessed from the core via MUXes. The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

Digital I/Os with Advanced I/O Standards

The Fusion family of FPGAs features a flexible dlgit@ structure, supporting a range of voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V). Fusion FPGAs support management digital I/O standards, both single-ended and differential.

The I/Os are organized into banks, with four orbfinks per device. The configuration of these banks determines the I/O standards supported. The banksgathe east and west sides of the device support the full range of I/O standards (single-ended affield interview). The south bank supports the Analog Quads (analog I/O). In the family's two smaller devices not bank supports multiple single-ended digital I/O standards. In the family's larger devices, the normalk is divided into two banks of digital Pro I/Os, supporting a wide variety of single-ended, differential, and voltage-referenced I/O standards.

Each I/O module contains several input, outpaund enable registers. These registers allow the implementation of the following applications:

Single-Data-Rate (SDR) applications

Double-Data-Rate (DDR) applications DDRLVDS I/O for chip-to-chip communications

Fusion banks support LVPECL, LVDS, BLVDS, and M-LVDS with 20 multi-drop points.

VersaTiles

The Fusion core consists of VersaTiles, which also used in the successful ProASIC3 family. The Fusion VersaTile supports the following:

All 3-input logic functions LUT-3 equivalent

Latch with clear or set

D-flip-flop with clear or set and optional enable

Refer toFigure 1-2 for the VersaTile coigfuration arrangement.

LUT-3 Equivalent D-Flip-Flop with Clear or Set Enable D-Flip-Flop with Clear or Se







Array Coordinates

During many place-and-route operants in the Microsemi Designer source tool, it is possible to set constraints that require array coordinates 2-3 is provided as a reference. The array coordinates are measured from the lower left (0, 0). They be used in region constraints for specific logic groups/blocks, deginated by a wildral, and can contain core less memories, and I/Os.

Table 2-3 provides array coordinates cofre cells and memory blocks.

I/O and cell coordinates are eads for placement contraints. Two coorrative systems are needed because there is not a one-to-one correspondence between I/O cells and edge core cells. In addition, the I/O coordinate system changes depending on the plackage combination. It is not listed able 2-3 The Designer ChipPlanner tool provides array contrained of all I/O locations. I/O and cell coordinates are used for placement constraints. Howev@rplacement is easier by package pin assignment.

Figure 2-7 illustrates the array coordinates of an AFS600 device. For more information on how to use array coordinates for region/placement constraints, se@etshigher User's Guide or online help (available in the softwarfie) Fusion software tools.

Table 2-3 Array	Coordinates
-----------------	-------------

	VersaTiles Memory Rows			All					
Device	Mi	in.	M	ах.	Bottom	Тор	Min.	Max.	
	Х	У	Х	У	(x, y)	(x, y)	(x, y)	(x, y)	
AFSO90	3	2	98	25	None	(3, 26)	(0, 0)	(101, 2	29)
AFS250	3	2	130	49	None	(3, 50)	(0, 0)	(133,	53)
AFS600	3	4	194	75	(3, 2)	(3, 76)	(0, 0)	(197,	79)
AFS1500	3	4	322	123	(3, 2)	(3, 124) (0, 0) (325,	129)





Figure 2-7 Array Coordinates for AFS600

CCC Physical Implementation

The CCC circuit is composed of the follow fingu (e 2-2):

- PLL core
- 3 phase selectors
- 6 programmable delays and 1 fixed delay

5 programmable frequency dividers that peovide quency multiplication/division (not shown in Figure 2-23 because they are automaaily configured based on the period frequencies)

1 dynamic shift register that provides d_{Q} amic reconfiguration capability (not shown)

CCC Programming

The CCC block is fully configurable. It is configureds table flash configuration bits in the array, set by the user in the programming bitstream, or configured gh an asynchronous dedicated shift register, dynamically accessible from inside the Fusion device dedicated shift register permits changes of parameters such as PLL divide ratios and delays during device operation. This latter mode allows the user to dynamically reconfigure the PLL with out not device by the programming. The register file is accessed through a simple rial interface.



Note: Clock divider and multiplier blocks ancet shown in this figure or in StoGan. They are automatically configured based on the user's required frequencies.

Figure 2-23 PLL Block

Program Operation

A Program operation is initiated by asserting PROGRAM signal on the interface. Program operations save the contents of the Page Buffeethe FB Array. Due to the technologies inherent in the FB, the total programming (including erase) time per page of the VeNs 6.8 ms. While the FB is writing the data to the array, the BUSY signal will be asserted.

During a Program operation, the sector and page addresses on ADDR are compared with the stored address for the page (and sector) in the Page Buffer. If there is a mismatch between the two addresses, the Program operation will be aborted and **rao** rewill be reported on the STATUS output.

It is possible to write the Page Buffer to ædtffærge in memory. When asserting the PROGRAM pin, if OVERWRITEPAGE is asserted as well, the FB will/rite the contents of the Page Buffer to the sector and page designated on the ADDR inputs if destination page is not verwrite Protected.

A Program operation can be utilized to either modify the contents of the page in the flash memory block or change the protections for the page. SettiegOMERWRITEPROTECT bit on the interface while asserting the PROGRAM pin will put the page addressed o Overwrite Protect Mode. Overwrite Protect Mode safeguards a page from being inadvertee where where the outper written during subsequent Program or Erase operations.

Program operations that result ion trace of '01' do not monoticate the addressed page. For all other values of STATUS, the addressed page is modified. Program errors include the following:

- 1. Attempting to program a page that visrwrite Protect (STATUS = '01')
- 2. Attempting to program a page that is note intrate Buffer when the Page Buffer has entered Page Loss Protection Mode (STATUS = '01')
- 3. Attempting to perform a program with **OWHEREPAGE** set when the page addressed has been Overwrite Protected (STATUS = '01')
- 4. The Write Count of the pageogrammed exceeding the Write Threshold defined in the part specification (STATUS = '11')
- 5. The ECC Logic determining thathere is an uncorrectable error within the programmed page (STATUS = '10')
- 6. Attempting to program a page than bts in the Page Buffer when VERWRITEPAGE is not set and the page in the Page Buffer is modified (STATUS = '01')
- 7. Attempting to program the page in the Page Buffer when the Page Broofferroidsified

The waveform for a Program operation is showing inte 2-36



Figure 2-36 FB Program Waveform

Note: OVERWRITEPAGE is only sampled when the PROGRAM or ERASEPAGE pins are asserted. OVERWRITEPAGE is ignored in all other operations.

Read Operation

Read operations are designed to read data frbm FB Array, Page Buffer, Block Buffer, or status registers. Read operations upport a normal read and a read-ahead mode (done by asserting READNEXT). Also, the timing for Read operations is dependent on the setting of PIPE.

The following diagrams illustrate representative timing for Non-Pipe Figure 2-3 and Pipe Mode (Figure 2-3) reads of the flash meryoblock interface.



Figure 2-38 Read Waveform (Non-Pipe Mode, 32-bit access)



Figure 2-39 Read Waveform (Pipe Mode, 32-bit access)

Analog Block

With the Fusion family, Microsemi has introduced the world's first mixed-mode FPGA solution. Supporting a robust analog peripheral mix, Fusion desviorill support a wide variety of applications. It is this Analog Block that separates Fusion from all other FPGA solutions on the market today.

By combining both flash and high-speed CMOS processes in a single chip, these devices offer the best of both worlds. The high-performance CMOS uissed for building RAM resources. These high-performance structures support device operations 0.450 MHz. Additionally, the advanced Microsemi 0.13 µm flash process incorporates high-voltage tstansi and a high-isolation, triple-well process. Both of these are suited for the flash-based programmentogic and nonvolatile memory structures.

High-voltage transistors support **itht**egration of analog technology in several ways. They aid in noise immunity so that the analog portions of the *calmipbe* better isolated from the digital portions, increasing analog accuracy. Because they support high voltages, Microsemi flash FPGAs can be connected directly to high-voltage input signally internating the need for external resistor divider networks, reducing component counted increasing accuracy. By supporting higher internal voltages, the Microsemi advanced flash process enables high amic range on analog circuitry, increasing precision and signal noise ratio. Microsemi flashGAB also drive high-voltage outputs, eliminating the need for external level shifters and drivers.

The unique triple-well process enables the inattigen of high-performance analog features with increased noise immunity and better isolationinBy easing the efficiency of analog design, the triple-well process also enables a smaller overall design size, reducing die size and cost.

The Analog Block consists of the Analog Quad structure, RTC (for details refer to Reed-Time Counter System" section on page 2), 3ADC, and ACM. All of these elements are combined in the single Analog Block macro, with which the user implements this funct Fogaliey2(6).

The Analog Block needs to be reset/reinitialized after the core powers up or the device is programmed. An external reset/initialize signal, which can commen the internal voltage regulator when it powers up, must be applied.



Typical scaling factors are givenTable 2-57 on page 2-13@ind the gain error (which contributes to the minimum and maximum) is iTable 2-49 on page 2-117





Terminology

BW Bandwidth

BW is a range of frequencies that a Channel can handle.

Channel

A channel is define as an analog input configured as one of the Prescaler range shaded and page 2-130 The channel includes the Prescaler circuit and the ADC.

Channel Gain

Channel Gain is a measured of the deviation the actual slope from the ideal slope. The slope is measured from the 20% and 80% point.

$$Gain = \frac{Gain_{actual}}{Gain_{ideal}}$$

EQ 1

Channel Gain Error

Channel Gain Error is a deviation from the ideal sloppehe transfer function. The Prescaler Gain Error is expressed as the percent difference between the actual and ideal, as shown in

$$\text{Error}_{\text{Gain}} = (1-\text{Gain}) \times 100\%$$

EQ 2



Device Architecture

Gain Error

The gain error of an ADC indicates how well the slope of an actual transfer function matches the slope of the ideal transfer function. Gain error is usually expressed in LSB or as a percent of full-scale (%FSR). Gain error is the full-scatteror minus the offset errfrigu(re 2-8).



Figure 2-84 Gain Error

Gain Error Drift

Gain-error drift is the variation in gain error dauchange in ambient tempature, typically expressed in ppm/°C.

Fusion Family of Mixed Signal FPGAs

EQ 16 throughEQ 18 can be used to calculate the acquisition time required for a given input. The STC signal gives the number of sample periods in ADC@bK the acquisition time of the desired signal. If the actual acquisition time is higher than the STC value settling time error can affect the accuracy of the ADC, because the sampling capacitor is only palytiaharged within the given sampling cycle. Example acquisition times are given Table 2-44 and Table 2-45 When controlling the sample time for the ADC along with the use of the active bipolar prescalement monitor, or temperature monitor, the minimum sample time(s) for **eb** must be obeyedEQ 19 can be used to determinate appropriate value of STC.

You can calculate the minimum **aat** acquisition time by usifig 16:

$$VOUT = VIN(1 e^{t/RG})$$

EQ 16

For 0.5 LSB gain error, VOUT should be replaced with (VIN (0.5 × LSB Value)): (VIN 0.5 × LSB Value) = VIN(1 $e^{t/RG}$)

EQ 17

where VIN is the ADC reference voltage (VREF) Solving EQ 17:

$$t = RC \times ln (VIN / (0.5 \times LSB Value))$$

EQ 18

where $R = Z_{NAD} + R_{SOURCE}$ and $C = G_{NAD}$. Calculate the value of STC by using 19.

 $t_{SAMPLE} = (2 + STC) \times (1 / ADCCLK) Q_{AMPLE} = (2 + STC) \times (ADC Clock Period)$

EQ 19

where ADCCLK = ADC clock frequency in MHz.

 $t_{SAMPLE} = 0.449 \ \mu s$ from bit resolution bit

ADC Clock frequency = 10 MHz or a 100 ns period.

STC = $(t_{SAMPLE} / (1 / 10 \text{ MHz}))$ 2 = 4.49 2 = 2.49.

You must round up to 3 to accommodate the minimum sample time.

Table 2-44 Acquisition Time Example with VAREF = 2.56 V

VIN = 2.56V, R = 4K (B _{OURCE} ~ 0), C = 18 pF				
Resolution	LSB Value (mV)	Min. Sample/Hold Time for 0.5 LSB (µs)		
8	10	0.449		
10	2.5	0.549		
12	0.625	0.649		

Table 2-45 Acquisition Time Example with VAREF = 3.3 V

$VIN = 3.3V, R = 4K (R_{OURCE} \sim 0), C = 18 pF$					
Resolution	LSB Value (m V)	Min. Sample/Hold time for 0.5 LSB (μ s)			
8	12.891	0.449			
10	3.223	0.549			
12	0.806	0.649			

Sample Phase

A conversion is performed in three phases. In the first phase, the analog input voltage is sampled on the input capacitor. This phase is called sample phase. During the sample phase, the output signals BUSY and SAMPLE change from 'O' to '1', indicating the ADC is busy and sampling the analog signal. The sample time can be controlled by input signals[\$70]. The sample time can be calculatedE0y20. When controlling the sample time for the ADC alwitig the use of Prescaler or Current Monitor or Temperature Monitor, the minimum sample time for each must be obeyed.



Fusion Family of Mixed Signal FPGAs

	C _{LOAD} (pF)	VCCI (V)	Static Power PDC8 (mW) ²	Dynamic Power PAC10 (µW/MHz) ³
Applicable to Pro I/O Banks				
Single-Ended				
3.3 V LVTTL/LVCMOS	35	3.3		474.70
2.5 V LVCMOS	35	2.5		270.73
1.8 V LVCMOS	35	1.8		151.78
1.5 V LVCMOS (JESD8-11)	35	1.5		104.55
3.3 V PCI	10	3.3		204.61
3.3 V PCI-X	10	3.3		204.61
Voltage-Referenced	•		•	•
3.3 V GTL	10	3.3		24.08
2.5 V GTL	10	2.5		13.52
3.3 V GTL+	10	3.3		24.10
2.5 V GTL+	10	2.5		13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.22
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.60
SSTL3 (I)	30	3.3	26.02	114.87
SSTL3 (II)	30	3.3	42.21	131.76
Differential	•	•	•	•
LVDS		2.5	7.70	89.62
LVPECL		3.3	19.42	168.02
Applicable to Advanced I/O Ban	ks		-	
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3		468.67
2.5 V LVCMOS	35	2.5		267.48
1.8 V LVCMOS	35	1.8		149.46
1.5 V LVCMOS (JESD8-11)	35	1.5		103.12
3.3 V PCI	10	3.3		201.02
3.3 V PCI-X	10	3.3		201.02

Table 3-13 Summary of I/O Output Bffer Power (per pin) Default I/O Software Settings

Notes:

1. Dynamic power consumption is given for standardandcoftware-default drive strength and output slew.

2. PDC8 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCC and VCCI.

Methodology

Total Power Consumption P TOTAL

Operating Mode, Standby Mode, and Sleep Mode

$P_{TOTAL} = P_{STAT} + P_{DYN}$

 P_{STAT} is the total static power consumption.

P_{DYN} is the total dynamic power consumption.

Total Static Power Consumption P STAT

Operating Mode

 $\label{eq:postate} \begin{array}{l} \mathsf{P}_{\mathsf{STAT}} = \mathsf{PDC1} + (\mathsf{N}_{\mathsf{VM}}\text{-}\mathsf{BLOCKS} \ ^* \mathsf{PDC4}) + \mathsf{PDC5} + (\mathsf{A}_{\mathsf{JADS}} \ ^* \mathsf{PDC6}) + (\mathsf{N}_{\mathsf{PUTS}} \ ^* \mathsf{PDC7}) + (\mathsf{N}_{\mathsf{OUTPUTS}} \ ^* \mathsf{PDC8}) + (\mathsf{A}_{\mathsf{LLS}} \ ^* \mathsf{PDC9}) \end{array}$

 $N_{\ensuremath{\mathsf{NVM}}\xspace-BLOCKS}$ is the number of NVM blocks available in the device.

 $N_{\mbox{QUADS}}$ is the number of Analog Quads used in the design.

 N_{INPUTS} is the number of I/O in $p\!\!\!\!\text{but}$ ffers used in the design.

 $N_{\mbox{OUTPUTS}}$ is the number of I/O output buffers used in the design.

 $N_{\mbox{PLLS}}$ is the number of PLLs available in the device.

Standby Mode

 $P_{STAT} = PDC2$

Sleep Mode

 $P_{STAT} = PDC3$

Total Dynamic Power Consumption P DYN

Operating Mode

 $P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{NPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL} + P_{NVM} + P_{XTL-OSC} + P_{RC-OSC} + P_{AB}$

Standby Mode

 $P_{DYN} = P_{XTL-OSC}$

Sleep Mode

 $P_{DYN} = 0 W$

Global Clock Dynamic Contribution P CLOCK

Operating Mode

 $P_{CLOCK} = (PAC1 + N_{PINE} * PAC2 + N_{OW} * PAC3 + N_{PCELL} * PAC4) * E_{LK}$

 N_{SPINE} is the number of global spines used the user design guidelines are provided it the "Spine Architecture" section ofe tolobal Resources chapter in the usion and Extended Temperature Fusion FPGA Fabric User's Guide

 N_{ROW} is the number of VersaTile rows used in the design guidelines are providential spine Architecture" section of the tail Resources chapter in the soin and Extended Temperature Fusion FPGA Fabric User's Guide

 F_{CLK} is the global clock signal frequency.

 $N_{\mbox{\scriptsize S-CELL}}$ is the number of VersaTiles used as sequential modules in the design.

Standby Mode and Sleep Mode

 $P_{CLOCK} = 0 W$

Sequential Cells Dynamic Contribution P S-CELL

Operating Mode



Package Pin Assignments

	FG676		FG676		FG676
Pin Number	AFS1500 Function	Pin Number	AFS1500 Function	Pin Number	AFS1500 Function
A1	NC	AA11	AV2	AB21	PTBASE
A2	GND	AA12	GNDA	AB22	GNDNVM
A3	NC	AA13	AV3	AB23	VCCNVM
A4	NC	AA14	AV6	AB24	VPUMP
A5	GND	AA15	GNDA	AB25	NC
A6	NC	AA16	AV7	AB26	GND
A7	NC	AA17	AV8	AC1	NC
A8	GND	AA18	GNDA	AC2	NC
Α9	IO17NDBOV2	AA19	AV9	AC3	NC
A10	IO17PDBOV2	AA2O	VCCIB2	AC4	GND
A11	GND	AA21	IO68PPB2VO	AC5	VCCIB4
A12	IO18NDBOV2	AA22	ТСК	AC6	VCCIB4
A13	IO18PDBOV2	AA23	GND	AC7	PCAP
A14	IO20NDB0V2	AA24	IO76PPB2V0	AC8	AGO
A15	IO20PDB0V2	AA25	VCCIB2	AC9	GNDA
A16	GND	AA26	NC	AC10	AG1
A17	IO21PDBOV2	AB1	GND	AC11	AG2
A18	IO21NDBOV2	AB2	NC	AC12	GNDA
A19	GND	AB3	GEC2/IO87PDB4VO	AC13	AG3
A20	IO39NDB1V2	AB4	IO87NDB4VO	AC14	AG6
A21	IO39PDB1V2	AB5	GEA2/IO85PDB4VO	AC15	GNDA
A22	GND	AB6	IO85NDB4VO	AC16	AG7
A23	NC	AB7	NCAP	AC17	AG8
A24	NC	AB8	ACO	AC18	GNDA
A25	GND	AB9	VCC33A	AC19	AG9
A26	NC	AB10	AC1	AC20	VAREF
AA1	NC	AB11	AC2	AC21	VCCIB2
AA2	VCCIB4	AB12	VCC33A	AC22	PTEM
AA3	IO93PDB4VO	AB13	AC3	AC23	GND
AA4	GND	AB14	AC6	AC24	NC
AA5	IO93NDB4V0	AB15	VCC33A	AC25	NC
AA6	GEB2/IO86PDB4VO	AB16	AC7	AC26	NC
AA7	IO86NDB4VO	AB17	AC8	AD1	NC
AA8	AVO	AB18	VCC33A	AD2	NC
AA9	GNDA	AB19	AC9	AD3	GND
AA10	AV1	AB20	ADCGNDREF	AD4	NC

Microsemi Fusion Family of Mixed Signal FPGAs

FG676			FG676	FG676		
Pin Number	AFS1500 Function	Pin Number	AFS1500 Function	Pin Number	AFS1500 Function	
AD5	IO94NPB4VO	AE15	GNDA	AF25	GND	
AD6	GND	AE16	NC	AF26	NC	
AD7	VCC33N	AE17	NC	B1	GND	
AD8	ATO	AE18	GNDA	B2	GND	
AD9	ATRTNO	AE19	NC	B3	NC	
AD10	AT1	AE2O	NC	B4	NC	
AD11	AT2	AE21	NC	B5	NC	
AD12	ATRTN1	AE22	NC	B6	VCCIBO	
AD13	AT3	AE23	NC	B7	NC	
AD14	AT6	AE24	NC	B8	NC	
AD15	ATRTN3	AE25	GND	B9	VCCIBO	
AD16	AT7	AE26	GND	B10	IO15NDBOV2	
AD17	AT8	AF1	NC	B11	IO15PDBOV2	
AD18	ATRTN4	AF2	GND	B12	VCCIBO	
AD19	AT9	AF3	NC	B13	IO19NDBOV2	
AD20	VCC33A	AF4	NC	B14	IO19PDBOV2	
AD21	GND	AF5	NC	B15	VCCIB1	
AD22	IO76NPB2V0	AF6	NC	B16	IO25NDB1VO	
AD23	NC	AF7	NC	B17	IO25PDB1VO	
AD24	GND	AF8	NC	B18	VCCIB1	
AD25	NC	AF9	VCC33A	B19	IO33NDB1V1	
AD26	NC	AF10	NC	B20	IO33PDB1V1	
AE1	GND	AF11	NC	B21	VCCIB1	
AE2	GND	AF12	VCC33A	B22	NC	
AE3	NC	AF13	NC	B23	NC	
AE4	NC	AF14	NC	B24	NC	
AE5	NC	AF15	VCC33A	B25	GND	
AE6	NC	AF16	NC	B26	GND	
AE7	NC	AF17	NC	C1	NC	
AE8	NC	AF18	VCC33A	C2	NC	
AE9	GNDA	AF19	NC	C3	GND	
AE10	NC	AF20	NC	C4	NC	
AE11	NC	AF21	NC	C5	GAA1/IOO1PDBOVO	
AE12	GNDA	AF22	NC	C6	GABO/IOO2NDBOVO	
AE13	NC	AF23	NC	C7	GAB1/IOO2PDBOVO	
AE14	NC	AF24	NC	C8	IOO7NDBOV1	

5 Datasheet Information

List of Changes

The following table lists critical changes that were made in each revision of the Fusion datasheet.

Revision	Changes	Page
Revision 6 (March 2014)	Note added for the discontinuance of QN108 and QN180 packages "Radbæge I/Os: Single-/Double-Ended (Analog)" tabænd the Temperature Grade Offerings table (SAR 55113, PDN 1306).	II and IV 5"
	Updated details about page programming time in "Rhogram Operation" section (SAR 49291).	on 2-46
	ADC_START changed to ADCSTART in the "ADC Operation" section(SAR 44104).	2-104
Revision 5 (January 2014)	Calibrated offset values (AFS090, AFS2500) the external temperature monite Table 2-49 Analog Channel Specificatiohave been updated (SAR 51464).	or iØ-117
	Specifications for the internal temperature monitor in Table 2-49 Analog Channel Specificatiohave been updated (SAR 50870).	2-117
Revision 4 (January 2013)	The "Product Ordering Codes" section as been updated to mention "Y" as "Bla mentioning "Device Does Not Include License to Implement IP Based or Cryptography Research, Inc. (CRP) atent Portfolio" (SAR 43177).	nk" III n the
	The note inTable 2-12 Fusion CCC/PLL Specificatioreferring the reader SmartGen was revised to refer instead to the online help associated with (SAR 42563).	to 2-28 the core
	Table 2-49 Analog Channel Specifications modified to update the uncalibra offset values (AFS250) of the external and internal temperature monito 43134).	ate @ -117 rs (SAR
	In Table 2-57 Prescaler Control Truth Table A($k = 0$), AC ($x = 1$), and AT ($x = 1$), changed the column heading from 'Full-Scale Voltage' to 'Full Scale Voltage in Mode', and added and updated Notes as required (SAR 20812).	3) 2-130 10-Bit
	The values for the Speed Grade (-1 and Std.) for FDDRIMAXD (© 2-180 Inpu DDR Propagation Delay) and values for the Speed Grade (-2 and Std.) FDDOMAX (Table 2-182 Output DDR Propagation Del)) and been inadvertent interchanged. This has been rectified (SAR 38514).	t 2-220 fo2r-222 ly
	Added description about what happens if a user connects VAREF to an exter V on their board to the AREF Analog Reference Voltage" section (SAR 35188).	na1232325
	Added a note totable 3-2 Recommended Operating Condition(SAR 43429) The programming temperature range supported in the support of the second s	: 3-3
	Added the Package Thermal details for AFS600-PQ208 and AFS250-PQ20 Table 3-6 Package Thermal Resistand(SAR 37816). Deleted the Die Size colur from the table (SAR 43503).	08 to 7 nn
	Libero Integrated Design Environment (IDE) was changed to Libero System-or (SoC) throughout the document (SAR 42495). Live at Power-Up (LAPU) has been replaced with Instant On.	-С hіұр А
Revision 3	Microblade U1AFS250 and U1AFS1500 devices were added to the product ta	bles. IV
(August 2012)	A sentence pertaining to the analog I/Os was added togetheifying I/O State During Programming" sectio(SAR 34831).	s 1-9