



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

| Product Status                 | Active  |
|--------------------------------|---|
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | 110592  |
| Number of I/O                  | 172   |
| Number of Gates                | 600000  |
| Voltage - Supply               | 1.425V ~ 1.575V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 484-BGA   |
| Supplier Device Package        | 484-FPBGA (23x23)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/afs600-2fgg484i |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Fusion Device Family Overview

## Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

The I/Os are controlled by the JTAG Boundary Scan register during programming, except for the analog pins (AC, AT and AV). The Boundary Scan register of the AG pin can be used to enable/disable the gate driver in software v9.0.

- 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
- 2. From the FlashPro GUI, click **PDB Configuration**. A FlashPoint Programming File Generator window appears.
- Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-3).
- Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:

1 - I/O is set to drive out logic High

0 – I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

| Port Name  | Macro Cell            | Pin Number | 1/O State (Output Only) |
|------------|-----------------------|------------|-------------------------|
| BIST       | ADLIB:INBUF           | T2         | 1                       |
| BYPASS_IO  | ADLIB:INBUF           | К1         | 1                       |
| CLK        | ADLIB:INBUF           | B1         | 1                       |
| ENOUT      | ADLIB:INBUF           | J16        | 1                       |
| LED        | ADLIB:OUTBUF          | M3         | 0                       |
| MONITOR[0] | ADLIB:OUTBUF          | B5         | 0                       |
| MONITOR[1] | ADLIB:OUTBUF          | C7         | Z                       |
| MONITOR[2] | ADLIB:OUTBUF          | D9         | Z                       |
| MONITOR[3] | ADLIB:OUTBUF          | D7         | Z                       |
| MONITOR[4] | ADLIB:OUTBUF          | A11        | Z                       |
| OEa        | ADLIB:INBUF           | E4         | Z                       |
| OEb        | ADLIB:INBUF           | F1         | Z                       |
| OSC_EN     | ADLIB:INBUF           | К3         | Z                       |
| PAD[10]    | ADLIB:BIBUF_LVCMOS33U | M8         | Z                       |
| PAD[11]    | ADLIB:BIBUF_LVCMOS33D | B7         | Z                       |
| PAD[12]    | ADLIB:BIBUF_LVCMOS33U | D11        | Z                       |
| PAD[13]    | ADLIB:BIBUF_LVCMOS33D | C12        | Z                       |
| PAD[14]    | ADLIB:BIBUF LVCMOS33U | B6         | 7                       |

#### *Figure 1-3* • I/O States During Programming Window

6. Click **OK** to return to the FlashPoint – Programming File Generator window.

I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

## **Crystal Oscillator**

The Crystal Oscillator (XTLOSC) is source that generates the clock from an external crystal. The output of XTLOSC CLKOUT signal can be selected as an input to the PLL. Refer to the "Clock Conditioning Circuits" section for more details. The XTLOSC can operate in normal operations and Standby mode (RTC is running and 1.5 V is not present).

In normal operation, the internal FPGA\_EN signal is '1' as long as 1.5 V is present for VCC. As such, the internal enable signal, XTL\_EN, for Crystal Oscillator is enabled since FPGA\_EN is asserted. The XTL\_MODE has the option of using MODE or RTC\_MODE, depending on SELMODE.

During Standby, 1.5 V is not available, as such, and FPGA\_EN is '0'. SELMODE must be asserted in order for XTL\_EN to be enabled; hence XTL\_MODE relies on RTC\_MODE. SELMODE and RTC\_MODE must be connected to RTCXTLSEL and RTCXTLMODE from the AB respectively for correct operation during Standby (refer to the "Real-Time Counter System" section on page 2-31 for a detailed description).

The Crystal Oscillator can be configured in one of four modes:

- RC network, 32 KHz to 4 MHz
- Low gain, 32 to 200 KHz
- Medium gain, 0.20 to 2.0 MHz
- High gain, 2.0 to 20.0 MHz

In RC network mode, the XTAL1 pin is connected to an RC circuit, as shown in Figure 2-16 on page 2-18. The XTAL2 pin should be left floating. The RC value can be chosen based on Figure 2-18 for any desired frequency between 32 KHz and 4 MHz. The RC network mode can also accommodate an external clock source on XTAL1 instead of an RC circuit.

In Low gain, Medium gain, and High gain, an external crystal component or ceramic resonator can be added onto XTAL1 and XTAL2, as shown in Figure 2-16 on page 2-18. In the case where the Crystal Oscillator block is not used, the XTAL1 pin should be connected to GND and the XTAL2 pin should be left floating.



Note: \*Internal signal—does not exist in macro.

Figure 2-17 • XTLOSC Macro





#### Notes:

- 1. Visit the Microsemi SoC Products Group website for application notes concerning dynamic PLL reconfiguration. Refer to the "PLL Macro" section on page 2-27 for signal descriptions.
- 2. Many specific INBUF macros support the wide variety of single-ended and differential I/O standards for the Fusion family.
- 3. Refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide for more information.

#### Figure 2-19 • Fusion CCC Options: Global Buffers with the PLL Macro

#### Table 2-11 • Available Selections of I/O Standards within CLKBUF and CLKBUF\_LVDS/LVPECL Macros

| CLKBUF Macros                |
|------------------------------|
| CLKBUF_LVCMOS5               |
| CLKBUF_LVCMOS33 <sup>1</sup> |
| CLKBUF_LVCMOS18              |
| CLKBUF_LVCMOS15              |
| CLKBUF_PCI                   |
| CLKBUF_LVDS <sup>2</sup>     |
| CLKBUF_LVPECL                |

Notes:

1. This is the default macro. For more details, refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide.

2. The B-LVDS and M-LVDS standards are supported with CLKBUF\_LVDS.



## Flash Memory Block Addressing

Figure 2-34 shows a graphical representation of the flash memory block.



Figure 2-34 • Flash Memory Block Organization

Each FB is partitioned into sectors, pages, blocks, and bytes. There are 64 sectors in an FB, and each sector contains 32 pages and 1 spare page. Each page contains 8 data blocks and 1 auxiliary block. Each data block contains 16 bytes of user data, and the auxiliary block contains 4 bytes of user data. Addressing for the FB is shown in Table 2-20.

#### Table 2-20 • FB Address Bit Allocation ADDR[17:0]

| 17  | 12   | 11 | 7  | 6   | 4   | 3  | 0   |
|-----|------|----|----|-----|-----|----|-----|
| Sec | ctor | Pa | ge | Blo | ock | Ву | /te |

When the spare page of a sector is addressed (SPAREPAGE active), ADDR[11:7] are ignored.

When the Auxiliary block is addressed (AUXBLOCK active), ADDR[6:2] are ignored.

Note: The spare page of sector 0 is unavailable for any user data. Writes to this page will return an error, and reads will return all zeroes.



## Erase Page Operation

The Erase Page operation is initiated when the ERASEPAGE pin is asserted. The Erase Page operation allows the user to erase (set user data to zero) any page within the FB.

The use of the OVERWRITEPAGE and PAGELOSSPROTECT pins is the same for erase as for a Program Page operation.

As with the Program Page operation, a STATUS of '01' indicates that the addressed page is not erased.

A waveform for an Erase Page operation is shown in Figure 2-37.

Erase errors include the following:

- 1. Attempting to erase a page that is Overwrite Protected (STATUS = '01')
- 2. Attempting to erase a page that is not in the Page Buffer when the Page Buffer has entered Page Loss Protection mode (STATUS = '01')
- 3. The Write Count of the erased page exceeding the Write Threshold defined in the part specification (STATUS = '11')
- 4. The ECC Logic determining that there is an uncorrectable error within the erased page (STATUS = '10')



Figure 2-37 • FB Erase Page Waveform



## RAM512X18 Description

Figure 2-49 • RAM512X18



This process results in a binary approximation of VIN. Generally, there is a fixed interval T, the sampling period, between the samples. The inverse of the sampling period is often referred to as the sampling frequency  $f_S = 1 / T$ . The combined effect is illustrated in Figure 2-82.



## Figure 2-82 • Conversion Example

Figure 2-82 demonstrates that if the signal changes faster than the sampling rate can accommodate, or if the actual value of VIN falls between counts in the result, this information is lost during the conversion. There are several techniques that can be used to address these issues.

First, the sampling rate must be chosen to provide enough samples to adequately represent the input signal. Based on the Nyquist-Shannon Sampling Theorem, the minimum sampling rate must be at least twice the frequency of the highest frequency component in the target signal (Nyquist Frequency). For example, to recreate the frequency content of an audio signal with up to 22 KHz bandwidth, the user must sample it at a minimum of 44 ksps. However, as shown in Figure 2-82, significant post-processing of the data is required to interpolate the value of the waveform during the time between each sample.

Similarly, to re-create the amplitude variation of a signal, the signal must be sampled with adequate resolution. Continuing with the audio example, the dynamic range of the human ear (the ratio of the amplitude of the threshold of hearing to the threshold of pain) is generally accepted to be 135 dB, and the dynamic range of a typical symphony orchestra performance is around 85 dB. Most commercial recording media provide about 96 dB of dynamic range using 16-bit sample resolution. But 16-bit fidelity does not necessarily mean that you need a 16-bit ADC. As long as the input is sampled at or above the Nyquist Frequency, post-processing techniques can be used to interpolate intermediate values and reconstruct the original input signal to within desired tolerances.

If sophisticated digital signal processing (DSP) capabilities are available, the best results are obtained by implementing a reconstruction filter, which is used to interpolate many intermediate values with higher resolution than the original data. Interpolating many intermediate values increases the effective number of samples, and higher resolution increases the effective number of bits in the sample. In many cases, however, it is not cost-effective or necessary to implement such a sophisticated reconstruction algorithm. For applications that do not require extremely fine reproduction of the input signal, alternative methods can enhance digital sampling results with relatively simple post-processing. The details of such techniques are out of the scope of this chapter; refer to the *Improving ADC Results through Oversampling and Post-Processing of Data* white paper for more information.

## INL – Integral Non-Linearity

INL is the deviation of an actual transfer function from a straight line. After nullifying offset and gain errors, the straight line is either a best-fit straight line or a line drawn between the end points of the transfer function (Figure 2-85).



Figure 2-85 • Integral Non-Linearity (INL)

## LSB – Least Significant Bit

In a binary number, the LSB is the least weighted bit in the group. Typically, the LSB is the furthest right bit. For an ADC, the weight of an LSB equals the full-scale voltage range of the converter divided by  $2^N$ , where N is the converter's resolution.

EQ 13 shows the calculation for a 10-bit ADC with a unipolar full-scale voltage of 2.56 V:

EQ 13

#### **No Missing Codes**

An ADC has no missing codes if it produces all possible digital codes in response to a ramp signal applied to the analog input.



**Analog System Characteristics** 

### Table 2-49 • Analog Channel Specifications

### Commercial Temperature Range Conditions, T<sub>J</sub> = 85°C (unless noted otherwise), Typical: VCC33A = 3.3 V, VCC = 1.5 V

| Parameter              | Description                            | Condition                                  | Min.                 | Тур. | Max.  | Units |
|------------------------|--|--|----------------------|------|---|-------|
| Voltage Monitor        | Using Analog Pads AV,                  | AC and AT (using prescaler)                |                      |      | l   |       |
|                        | Input Voltage<br>(Prescaler)           | Refer to Table 3-2 on page 3-3             |                      |      |   |       |
| VINAP                  | Uncalibrated Gain and<br>Offset Errors | Refer to Table 2-51 on page 2-122          |                      |      |   |       |
|                        | Calibrated Gain and<br>Offset Errors   | Refer to Table 2-52 on page 2-123          |                      |      |   |       |
|                        | Bandwidth1                             |  |                      |      | 100   | KHz   |
|                        | Input Resistance                       | Refer to Table 3-3 on page 3-4             |                      |      |   |       |
|                        | Scaling Factor                         | Prescaler modes (Table 2-57 on page 2-130) |                      |      |   |       |
|                        | Sample Time                            |  | 10                   |      |   | μs    |
| <b>Current Monitor</b> | Using Analog Pads AV                   | and AC                                     |                      | •    |   |       |
| VRSM <sup>1</sup>      | Maximum Differential<br>Input Voltage  |  |                      |      | VAREF / 10                                    | mV    |
|                        | Resolution                             | Refer to "Current Monitor" section         |                      |      |   |       |
|                        | Common Mode Range                      |  |                      |      | - 10.5 to +12                                 | V     |
| CMRR                   | Common Mode<br>Rejection Ratio         | DC – 1 KHz                                 |                      | 60   |   | dB    |
|                        |  | 1 KHz - 10 KHz                             |                      | 50   |   | dB    |
|                        |  | > 10 KHz                                   |                      | 30   |   | dB    |
| t <sub>CMSHI</sub>     | Strobe High time                       |  | ADC<br>conv.<br>time |      | 200   | μs    |
| t <sub>CMSHI</sub>     | Strobe Low time                        |  | 5                    |      |   | μs    |
| t <sub>CMSHI</sub>     | Settling time                          |  | 0.02                 |      |   | μs    |
|                        | Accuracy                               | Input differential voltage > 50 mV         |                      |      | -2 -(0.05 x<br>VRSM) to +2 +<br>(0.05 x VRSM) | mV    |

Notes:

1. VRSM is the maximum voltage drop across the current sense resistor.

2. Analog inputs used as digital inputs can tolerate the same voltage limits as the corresponding analog pad. There is no reliability concern on digital inputs as long as VIND does not exceed these limits.

- 3. VIND is limited to VCC33A + 0.2 to allow reaching 10 MHz input frequency.
- 4. An averaging of 1,024 samples (LPF setting in Analog System Builder) is required and the maximum capacitance allowed across the AT pins is 500 pF.
- 5. The temperature offset is a fixed positive value.
- 6. The high current mode has a maximum power limit of 20 mW. Appropriate current limit resistors must be used, based on voltage on the pad.
- 7. When using SmartGen Analog System Builder, CalibIP is required to obtain specified offset. For further details on CalibIP, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.



Device Architecture

## Analog Quad ACM Description

Table 2-56 maps out the ACM space associated with configuration of the Analog Quads within the Analog Block. Table 2-56 shows the byte assignment within each quad and the function of each bit within each byte. Subsequent tables will explain each bit setting and how it corresponds to a particular configuration. After 3.3 V and 1.5 V are applied to Fusion, Analog Quad configuration registers are loaded with default settings until the initialization and configuration state machine changes them to user-defined settings.

| Table  | 2-56 • | Analog | Quad   | Bvte / | Assianme  | nt |
|--------|--------|--------|--------|--------|-----------|----|
| 1 4010 | 200    | Analog | auuu . |        | Rooiginno |    |

| Byte   | Bit | Signal (Bx) | Function                            | Default Setting       |
|--------|-----|-------------|-------------------------------------|-----------------------|
| Byte 0 | 0   | B0[0]       | Scaling factor control – prescaler  | Highest voltage range |
| (AV)   | 1   | B0[1]       |                                     |                       |
|        | 2   | B0[2]       | -                                   |                       |
|        | 3   | B0[3]       | Analog MUX select                   | Prescaler             |
|        | 4   | B0[4]       | Current monitor switch              | Off                   |
|        | 5   | B0[5]       | Direct analog input switch          | Off                   |
|        | 6   | B0[6]       | Selects V-pad polarity              | Positive              |
|        | 7   | B0[7]       | Prescaler op amp mode               | Power-down            |
| Byte 1 | 0   | B1[0]       | Scaling factor control – prescaler  | Highest voltage range |
| (AC)   | 1   | B1[1]       |                                     |                       |
|        | 2   | B1[2]       |                                     |                       |
|        | 3   | B1[3]       | Analog MUX select                   | Prescaler             |
|        | 4   | B1[4]       |                                     |                       |
|        | 5   | B1[5]       | Direct analog input switch          | Off                   |
|        | 6   | B1[6]       | Selects C-pad polarity              | Positive              |
|        | 7   | B1[7]       | Prescaler op amp mode               | Power-down            |
| Byte 2 | 0   | B2[0]       | Internal chip temperature monitor * | Off                   |
| (AG)   | 1   | B2[1]       | Spare                               | -                     |
|        | 2   | B2[2]       | Current drive control               | Lowest current        |
|        | 3   | B2[3]       |                                     |                       |
|        | 4   | B2[4]       | Spare                               | -                     |
|        | 5   | B2[5]       | Spare                               | -                     |
|        | 6   | B2[6]       | Selects G-pad polarity              | Positive              |
|        | 7   | B2[7]       | Selects low/high drive              | Low drive             |
| Byte 3 | 0   | B3[0]       | Scaling factor control – prescaler  | Highest voltage range |
| (AT)   | 1   | B3[1]       | -                                   |                       |
|        | 2   | B3[2]       | -                                   |                       |
|        | 3   | B3[3]       | Analog MUX select                   | Prescaler             |
|        | 4   | B3[4]       |                                     |                       |
|        | 5   | B3[5]       | Direct analog input switch          | Off                   |
|        | 6   | B3[6]       | _                                   | -                     |
|        | 7   | B3[7]       | Prescaler op amp mode               | Power-down            |

Note: \*For the internal temperature monitor to function, Bit 0 of Byte 2 for all 10 Quads must be set.



Device Architecture

## Table 2-81 • Fusion Pro I/O Default Attributes

| I/O Standards           | SLEW<br>(output only)  | OUT_DRIVE<br>(output only)   | SKEW (tribuf and bibuf only) | RES_PULL | OUT_LOAD (output only) | COMBINE_REGISTER | IN_DELAY (input only) | IN_DELAY_VAL (input only) | SCHMITT_TRIGGER (input only) |
|-------------------------|--|--|------------------------------|----------|------------------------|------------------|-----------------------|---------------------------|------------------------------|
| LVTTL/LVCMO<br>S 3.3 V  | Refer to the following tables for more   | Refer to the following tables for more   | Off                          | None     | 35 pF                  | -                | Off                   | 0                         | Off                          |
| LVCMOS 2.5 V            | Table 2-78 on page 2-152   | Table 2-78 on page 2-152<br>Table 2-79 on page 2-152<br>Table 2-80 on page 2-152 | Off                          | None     | 35 pF                  | -                | Off                   | 0                         | Off                          |
| LVCMOS<br>2.5/5.0 V     | Table 2-78 on page 2-152<br>Table 2-79 on page 2-152<br>Table 2-80 on page 2-152 |  | Off                          | None     | 35 pF                  | -                | Off                   | 0                         | Off                          |
| LVCMOS 1.8 V            |  |  | Off                          | None     | 35 pF                  | -                | Off                   | 0                         | Off                          |
| LVCMOS 1.5 V            |  |  | Off                          | None     | 35 pF                  | -                | Off                   | 0                         | Off                          |
| PCI (3.3 V)             |  |  | Off                          | None     | 10 pF                  | -                | Off                   | 0                         | Off                          |
| PCI-X (3.3 V)           |  |  |                              | None     | 10 pF                  | -                | Off                   | 0                         | Off                          |
| GTL+ (3.3 V)            |  |  | Off                          | None     | 10 pF                  | -                | Off                   | 0                         | Off                          |
| GTL+ (2.5 V)            |  |  | Off                          | None     | 10 pF                  | -                | Off                   | 0                         | Off                          |
| GTL (3.3 V)             |  |  | Off                          | None     | 10 pF                  | -                | Off                   | 0                         | Off                          |
| GTL (2.5 V)             |  |  | Off                          | None     | 10 pF                  | -                | Off                   | 0                         | Off                          |
| HSTL Class I            |  |  | Off                          | None     | 20 pF                  | -                | Off                   | 0                         | Off                          |
| HSTL Class II           |  |  | Off                          | None     | 20 pF                  | -                | Off                   | 0                         | Off                          |
| SSTL2<br>Class I and II |  |  | Off                          | None     | 30 pF                  | -                | Off                   | 0                         | Off                          |
| SSTL3<br>Class I and II |  |  | Off                          | None     | 30 pF                  | -                | Off                   | 0                         | Off                          |
| LVDS, BLVDS,<br>M-LVDS  |  |  | Off                          | None     | 0 pF                   | _                | Off                   | 0                         | Off                          |
| LVPECL                  |  |  | Off                          | None     | 0 pF                   | _                | Off                   | 0                         | Off                          |



Device Architecture

## Table 2-88 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions

|                               |                   |              | VIL       |             | VIH         |           | VOL         | VOH         | IOL | ЮН |
|-------------------------------|-------------------|--------------|-----------|-------------|-------------|-----------|-------------|-------------|-----|----|
| I/O Standard                  | Drive<br>Strength | Slew<br>Rate | Min.<br>V | Max.<br>V   | Min.<br>V   | Max.<br>V | Max.<br>V   | Min.<br>V   | mA  | mA |
| 3.3 V LVTTL /<br>3.3 V LVCMOS | 8 mA              | High         | -0.3      | 0.8         | 2           | 3.6       | 0.4         | 2.4         | 8   | 8  |
| 2.5 V LVCMOS                  | 8 mA              | High         | -0.3      | 0.7         | 1.7         | 3.6       | 0.7         | 1.7         | 8   | 8  |
| 1.8 V LVCMOS                  | 4 mA              | High         | -0.3      | 0.35 * VCCI | 0.65 * VCCI | 3.6       | 0.45        | VCCI-0.45   | 4   | 4  |
| 1.5 V LVCMOS                  | 2 mA              | High         | -0.3      | 0.35 * VCCI | 0.65 * VCCI | 3.6       | 0.25 * VCCI | 0.75 * VCCI | 2   | 2  |

Applicable to Standard I/Os

*Note:* Currents are measured at 85°C junction temperature.

## Table 2-89 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

Applicable to All I/O Bank Types

|                            | Comn             | nercial <sup>1</sup> | Indu             | strial <sup>2</sup> |
|----------------------------|------------------|----------------------|------------------|---------------------|
|                            | IIL <sup>3</sup> | IIH <sup>4</sup>     | IIL <sup>3</sup> | IIH <sup>4</sup>    |
| DC I/O Standards           | μΑ               | μΑ                   | μΑ               | μA                  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 10               | 10                   | 15               | 15                  |
| 2.5 V LVCMOS               | 10               | 10                   | 15               | 15                  |
| 1.8 V LVCMOS               | 10               | 10                   | 15               | 15                  |
| 1.5 V LVCMOS               | 10               | 10                   | 15               | 15                  |
| 3.3 V PCI                  | 10               | 10                   | 15               | 15                  |
| 3.3 V PCI-X                | 10               | 10                   | 15               | 15                  |
| 3.3 V GTL                  | 10               | 10                   | 15               | 15                  |
| 2.5 V GTL                  | 10               | 10                   | 15               | 15                  |
| 3.3 V GTL+                 | 10               | 10                   | 15               | 15                  |
| 2.5 V GTL+                 | 10               | 10                   | 15               | 15                  |
| HSTL (I)                   | 10               | 10                   | 15               | 15                  |
| HSTL (II)                  | 10               | 10                   | 15               | 15                  |
| SSTL2 (I)                  | 10               | 10                   | 15               | 15                  |
| SSTL2 (II)                 | 10               | 10                   | 15               | 15                  |
| SSTL3 (I)                  | 10               | 10                   | 15               | 15                  |
| SSTL3 (II)                 | 10               | 10                   | 15               | 15                  |

Notes:

1. Commercial range ( $0^{\circ}C < T_J < 85^{\circ}C$ )

2. Industrial range  $(-40^{\circ}C < T_{J} < 100^{\circ}C)$ 

3. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

## Table 2-114 • 2.5 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/Os

| Drive<br>Strength | Speed<br>Grade | toour | top   | toin | tev  | teour | tzı   | t≂⊔                   | tı z | tu-z | tzı e | tzue  | Units |
|-------------------|----------------|-------|-------|------|------|-------|-------|-----------------------|------|------|-------|-------|-------|
| 4 mA              | Std.           | 0.66  | 11.40 | 0.04 | 1.31 | 0.43  | 11.22 | - <u>г</u> н<br>11.40 | 2.68 | 2.20 | 13.45 | 13.63 | ns    |
|                   | -1             | 0.56  | 9.69  | 0.04 | 1.11 | 0.36  | 9.54  | 9.69                  | 2.28 | 1.88 | 11.44 | 11.60 | ns    |
|                   | -2             | 0.49  | 8.51  | 0.03 | 0.98 | 0.32  | 8.38  | 8.51                  | 2.00 | 1.65 | 10.05 | 10.18 | ns    |
| 8 mA              | Std.           | 0.66  | 7.96  | 0.04 | 1.31 | 0.43  | 8.11  | 7.81                  | 3.05 | 2.89 | 10.34 | 10.05 | ns    |
|                   | -1             | 0.56  | 6.77  | 0.04 | 1.11 | 0.36  | 6.90  | 6.65                  | 2.59 | 2.46 | 8.80  | 8.55  | ns    |
|                   | -2             | 0.49  | 5.94  | 0.03 | 0.98 | 0.32  | 6.05  | 5.84                  | 2.28 | 2.16 | 7.72  | 7.50  | ns    |
| 12 mA             | Std.           | 0.66  | 6.18  | 0.04 | 1.31 | 0.43  | 6.29  | 5.92                  | 3.30 | 3.32 | 8.53  | 8.15  | ns    |
|                   | -1             | 0.56  | 5.26  | 0.04 | 1.11 | 0.36  | 5.35  | 5.03                  | 2.81 | 2.83 | 7.26  | 6.94  | ns    |
|                   | -2             | 0.49  | 4.61  | 0.03 | 0.98 | 0.32  | 4.70  | 4.42                  | 2.47 | 2.48 | 6.37  | 6.09  | ns    |
| 16 mA             | Std.           | 0.66  | 6.18  | 0.04 | 1.31 | 0.43  | 6.29  | 5.92                  | 3.30 | 3.32 | 8.53  | 8.15  | ns    |
|                   | -1             | 0.56  | 5.26  | 0.04 | 1.11 | 0.36  | 5.35  | 5.03                  | 2.81 | 2.83 | 7.26  | 6.94  | ns    |
|                   | -2             | 0.49  | 4.61  | 0.03 | 0.98 | 0.32  | 4.70  | 4.42                  | 2.47 | 2.48 | 6.37  | 6.09  | ns    |
| 24 mA             | Std.           | 0.66  | 6.18  | 0.04 | 1.31 | 0.43  | 6.29  | 5.92                  | 3.30 | 3.32 | 8.53  | 8.15  | ns    |
|                   | -1             | 0.56  | 5.26  | 0.04 | 1.11 | 0.36  | 5.35  | 5.03                  | 2.81 | 2.83 | 7.26  | 6.94  | ns    |
|                   | -2             | 0.49  | 4.61  | 0.03 | 0.98 | 0.32  | 4.70  | 4.42                  | 2.47 | 2.48 | 6.37  | 6.09  | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

## Input Register



### Figure 2-139 • Input Register Timing Diagram

### Timing Characteristics

# Table 2-176 • Input Data Register Propagation DelaysCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter            | Description   | -2   | -1   | Std. | Units |
|----------------------|---|------|------|------|-------|
| t <sub>ICLKQ</sub>   | Clock-to-Q of the Input Data Register                               | 0.24 | 0.27 | 0.32 | ns    |
| t <sub>ISUD</sub>    | Data Setup Time for the Input Data Register                         | 0.26 | 0.30 | 0.35 | ns    |
| t <sub>IHD</sub>     | Data Hold Time for the Input Data Register                          | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>ISUE</sub>    | Enable Setup Time for the Input Data Register                       | 0.37 | 0.42 | 0.50 | ns    |
| t <sub>IHE</sub>     | Enable Hold Time for the Input Data Register                        | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>ICLR2Q</sub>  | Asynchronous Clear-to-Q of the Input Data Register                  | 0.45 | 0.52 | 0.61 | ns    |
| t <sub>IPRE2Q</sub>  | Asynchronous Preset-to-Q of the Input Data Register                 | 0.45 | 0.52 | 0.61 | ns    |
| t <sub>IREMCLR</sub> | Asynchronous Clear Removal Time for the Input Data Register         | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>IRECCLR</sub> | Asynchronous Clear Recovery Time for the Input Data Register        | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>IREMPRE</sub> | Asynchronous Preset Removal Time for the Input Data Register        | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>IRECPRE</sub> | Asynchronous Preset Recovery Time for the Input Data Register       | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>IWCLR</sub>   | Asynchronous Clear Minimum Pulse Width for the Input Data Register  | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>IWPRE</sub>   | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>ICKMPWH</sub> | Clock Minimum Pulse Width High for the Input Data Register          | 0.36 | 0.41 | 0.48 | ns    |
| t <sub>ICKMPWL</sub> | Clock Minimum Pulse Width Low for the Input Data Register           | 0.32 | 0.37 | 0.43 | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

#### XTAL2 Crystal Oscillator Circuit Input

Input to crystal oscillator circuit. Pin for connecting external crystal, ceramic resonator, RC network, or external clock input. When using an external crystal or ceramic oscillator, external capacitors are also recommended (Please refer to the crystal oscillator manufacturer for proper capacitor value).

If using external RC network or clock input, XTAL1 should be used and XTAL2 left unconnected. In the case where the Crystal Oscillator block is not used, the XTAL1 pin should be connected to GND and the XTAL2 pin should be left floating.

## Security

Fusion devices have a built-in 128-bit AES decryption core. The decryption core facilitates highly secure, in-system programming of the FPGA core array fabric and the FlashROM. The FlashROM and the FPGA core fabric can be programmed independently from each other, allowing the FlashROM to be updated without the need for change to the FPGA core fabric. The AES master key is stored in on-chip nonvolatile memory (flash). The AES master key can be preloaded into parts in a security-protected programming environment (such as the Microsemi in-house programming center), and then "blank" parts can be shipped to an untrusted programming or manufacturing center for final personalization with an AES-encrypted bitstream. Late stage product changes or personalization can be implemented easily and with high level security by simply sending a STAPL file with AES-encrypted data. Highly secure remote field updates over public networks (such as the Internet) are possible by sending and programming a STAPL file with AES-encrypted data. For more information, refer to the *Fusion Security* application note.

## 128-Bit AES Decryption

The 128-bit AES standard (FIPS-197) block cipher is the National Institute of Standards and Technology (NIST) replacement for DES (Data Encryption Standard FIPS46-2). AES has been designed to protect sensitive government information well into the 21st century. It replaces the aging DES, which NIST adopted in 1977 as a Federal Information Processing Standard used by federal agencies to protect sensitive, unclassified information. The 128-bit AES standard has 3.4 × 10<sup>38</sup> possible 128-bit key variants, and it has been estimated that it would take 1,000 trillion years to crack 128-bit AES cipher text using exhaustive techniques. Keys are stored (protected with security) in Fusion devices in nonvolatile flash memory. All programming files sent to the device can be authenticated by the part prior to programming to ensure that bad programming data is not loaded into the part that may possibly damage it. All programming verification is performed on-chip, ensuring that the contents of Fusion devices remain as secure as possible.

AES decryption can also be used on the 1,024-bit FlashROM to allow for remote updates of the FlashROM contents. This allows for easy support of subscription model products and protects them with measures designed to provide the highest level of security available. See the application note *Fusion Security* for more details.

## AES for Flash Memory

AES decryption can also be used on the flash memory blocks. This provides the best available security during update of the flash memory blocks. During runtime, the encrypted data can be clocked in via the JTAG interface. The data can be passed through the internal AES decryption engine, and the decrypted data can then be stored in the flash memory block.

## Programming

Programming can be performed using various programming tools, such as Silicon Sculptor II (BP Micro Systems) or FlashPro3 (Microsemi).

The user can generate STP programming files from the Designer software and can use these files to program a device.

Fusion devices can be programmed in-system. During programming, VCCOSC is needed in order to power the internal 100 MHz oscillator. This oscillator is used as a source for the 20 MHz oscillator that is used to drive the charge pump for programming.

## **Calculating Power Dissipation**

## **Quiescent Supply Current**

## Table 3-8 • AFS1500 Quiescent Supply Current Characteristics

| Parameter          | Description                      | Conditions  | Temp.                  | Min. | Тур. | Max. | Unit |
|--------------------|----------------------------------|---|------------------------|------|------|------|------|
| ICC <sup>1</sup>   | 1.5 V quiescent current          | Operational standby <sup>4</sup> ,<br>VCC = 1.575 V   | T <sub>J</sub> = 25°C  |      | 20   | 40   | mA   |
|                    |                                  |   | T <sub>J</sub> = 85°C  |      | 32   | 65   | mA   |
|                    |                                  |   | T <sub>J</sub> = 100°C |      | 59   | 120  | mA   |
|                    |                                  | Standby mode <sup>5</sup> or Sleep mode <sup>6</sup> ,<br>VCC = 0 V                                 |                        |      | 0    | 0    | μA   |
| ICC33 <sup>2</sup> | 3.3 V analog supplies<br>current | Operational standby <sup>4</sup> ,<br>VCC33 = 3.63 V  | T <sub>J</sub> = 25°C  |      | 9.8  | 13   | mA   |
|                    |                                  |   | T <sub>J</sub> = 85°C  |      | 10.7 | 14   | mA   |
|                    |                                  |   | T <sub>J</sub> = 100°C |      | 10.8 | 15   | mA   |
|                    |                                  | Operational standby, only Analog<br>Quad and –3.3 V output ON,<br>VCC33 = 3.63 V                    | T <sub>J</sub> = 25°C  |      | 0.31 | 2    | mA   |
|                    |                                  |   | T <sub>J</sub> = 85°C  |      | 0.35 | 2    | mA   |
|                    |                                  |   | T <sub>J</sub> = 100°C |      | 0.45 | 2    | mA   |
|                    |                                  | Standby mode <sup>5</sup> , VCC33 = 3.63 V  | T <sub>J</sub> = 25°C  |      | 2.9  | 3.6  | mA   |
|                    |                                  |   | T <sub>J</sub> = 85°C  |      | 2.9  | 4    | mA   |
|                    |                                  |   | T <sub>J</sub> = 100°C |      | 3.3  | 6    | mA   |
|                    |                                  | Sleep mode <sup>6</sup> , VCC33 = 3.63 V  | T <sub>J</sub> = 25°C  |      | 17   | 19   | μA   |
|                    |                                  |   | T <sub>J</sub> = 85°C  |      | 18   | 20   | μA   |
|                    |                                  |   | T <sub>J</sub> = 100°C |      | 24   | 25   | μA   |
| ICCI <sup>3</sup>  | I/O quiescent current            | Operational standby <sup>4</sup> ,<br>Standby mode, and Sleep Mode <sup>6</sup> ,<br>VCCIx = 3.63 V | T <sub>J</sub> = 25°C  |      | 417  | 649  | μA   |
|                    |                                  |   | T <sub>J</sub> = 85°C  |      | 417  | 649  | μA   |
|                    |                                  |   | T <sub>J</sub> = 100°C |      | 417  | 649  | μA   |

Notes:

1. ICC is the 1.5 V power supplies, ICC and ICC15A.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, ICCI2, and ICCI4.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.



# 4 – Package Pin Assignments

## **QN108**



Note: The die attach paddle center of the package is tied to ground (GND).

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/default.aspx.



Package Pin Assignments

| QN180      |                 |                 | QN180      |                 |                 |  |
|------------|-----------------|-----------------|------------|-----------------|-----------------|--|
| Pin Number | AFS090 Function | AFS250 Function | Pin Number | AFS090 Function | AFS250 Function |  |
| A1         | GNDQ            | GNDQ            | A37        | VPUMP           | VPUMP           |  |
| A2         | VCCIB3          | VCCIB3          | A38        | TDI             | TDI             |  |
| A3         | GAB2/IO52NDB3V0 | IO74NDB3V0      | A39        | TDO             | TDO             |  |
| A4         | GFA2/IO51NDB3V0 | IO71NDB3V0      | A40        | VJTAG           | VJTAG           |  |
| A5         | GFC2/IO50NDB3V0 | IO69NPB3V0      | A41        | GDB1/IO39PPB1V0 | GDA1/IO54PPB1V0 |  |
| A6         | VCCIB3          | VCCIB3          | A42        | GDC1/IO38PDB1V0 | GDB1/IO53PDB1V0 |  |
| A7         | GFA1/IO47PPB3V0 | GFB1/IO67PPB3V0 | A43        | VCC             | VCC             |  |
| A8         | GEB0/IO45NDB3V0 | NC              | A44        | GCB0/IO35NPB1V0 | GCB0/IO48NPB1V0 |  |
| A9         | XTAL1           | XTAL1           | A45        | GCC1/IO34PDB1V0 | GCC1/IO47PDB1V0 |  |
| A10        | GNDOSC          | GNDOSC          | A46        | VCCIB1          | VCCIB1          |  |
| A11        | GEC2/IO43PPB3V0 | GEA1/IO61PPB3V0 | A47        | GBC2/IO32PPB1V0 | GBB2/IO41PPB1V0 |  |
| A12        | IO43NPB3V0      | GEA0/IO61NPB3V0 | A48        | VCCIB1          | VCCIB1          |  |
| A13        | NC              | VCCIB3          | A49        | NC              | NC              |  |
| A14        | GNDNVM          | GNDNVM          | A50        | GBA0/IO29RSB0V0 | GBB1/IO37RSB0V0 |  |
| A15        | PCAP            | PCAP            | A51        | VCCIB0          | VCCIB0          |  |
| A16        | VCC33PMP        | VCC33PMP        | A52        | GBB0/IO27RSB0V0 | GBC0/IO34RSB0V0 |  |
| A17        | NC              | NC              | A53        | GBC1/IO26RSB0V0 | IO33RSB0V0      |  |
| A18        | AV0             | AV0             | A54        | IO24RSB0V0      | IO29RSB0V0      |  |
| A19        | AG0             | AG0             | A55        | IO21RSB0V0      | IO26RSB0V0      |  |
| A20        | ATRTN0          | ATRTN0          | A56        | VCCIB0          | VCCIB0          |  |
| A21        | AG1             | AG1             | A57        | IO15RSB0V0      | IO21RSB0V0      |  |
| A22        | AC1             | AC1             | A58        | IO10RSB0V0      | IO13RSB0V0      |  |
| A23        | AV2             | AV2             | A59        | IO07RSB0V0      | IO10RSB0V0      |  |
| A24        | AT2             | AT2             | A60        | GAC0/IO04RSB0V0 | IO06RSB0V0      |  |
| A25        | AT3             | AT3             | A61        | GAB1/IO03RSB0V0 | GAC1/IO05RSB0V0 |  |
| A26        | AC3             | AC3             | A62        | VCC             | VCC             |  |
| A27        | AV4             | AV4             | A63        | GAA1/IO01RSB0V0 | GAB0/IO02RSB0V0 |  |
| A28        | AC4             | AC4             | A64        | NC              | NC              |  |
| A29        | AT4             | AT4             | B1         | VCOMPLA         | VCOMPLA         |  |
| A30        | NC              | AG5             | B2         | GAA2/IO52PDB3V0 | GAC2/IO74PDB3V0 |  |
| A31        | NC              | AV5             | B3         | GAC2/IO51PDB3V0 | GFA2/IO71PDB3V0 |  |
| A32        | ADCGNDREF       | ADCGNDREF       | B4         | GFB2/IO50PDB3V0 | GFB2/IO70PSB3V0 |  |
| A33        | VCC33A          | VCC33A          | B5         | VCC             | VCC             |  |
| A34        | GNDA            | GNDA            | B6         | GFC0/IO49NDB3V0 | GFC0/IO68NDB3V0 |  |
| A35        | PTBASE          | PTBASE          | B7         | GEB1/IO45PDB3V0 | NC              |  |
| A36        | VCCNVM          | VCCNVM          | B8         | VCCOSC          | VCCOSC          |  |

Fusion Family of Mixed Signal FPGAs

| Revision                    | Changes  | Page  |
|-----------------------------|--|-------|
| Advance v0.6<br>(continued) | The "Analog-to-Digital Converter Block" section was updated with the following statement:<br>"All results are MSB justified in the ADC."   |       |
|                             | The information about the ADCSTART signal was updated in the "ADC Description" section.  |       |
|                             | Table 2-46 · Analog Channel Specifications was updated.  |       |
|                             | Table 2-47 · ADC Characteristics in Direct Input Mode was updated.   | 2-121 |
|                             | Table 2-51 • ACM Address Decode Table for Analog Quad was updated.   | 2-127 |
|                             | In Table 2-53 • Analog Quad ACM Byte Assignment, the Function and Default Setting for Bit 6 in Byte 3 was updated.   | 2-130 |
|                             | The "Introduction" section was updated to include information about digital inputs, outputs, and bibufs.   | 2-133 |
|                             | In Table 2-69 • Fusion Pro I/O Features, the programmable delay descriptions were updated for the following features:  | 2-137 |
|                             | Single-ended receiver  |       |
|                             | Voltage-referenced differential receiver   |       |
|                             | The "liker I/O Naming Convention" section was undeted to include "V/" and "r"  | 2 150 |
|                             | descriptions   | 2-159 |
|                             | The "VCC33PMP Analog Power Supply (3.3 V)" section was updated to include information about avoiding high current draw.  | 2-224 |
|                             | The "VCCNVM Flash Memory Block Power Supply (1.5 V)" section was updated to include information about avoiding high current draw.  | 2-224 |
|                             | The "VMVx I/O Supply Voltage (quiet)" section was updated to include this statement: VMV and VCCI must be connected to the same power supply and $V_{CCI}$ pins within a given I/O bank. | 2-185 |
|                             | The "PUB Push Button" section was updated to include information about leaving the pin floating if it is not used.   | 2-228 |
|                             | The "PTBASE Pass Transistor Base" section was updated to include information about leaving the pin floating if it is not used.   | 2-228 |
|                             | The "PTEM Pass Transistor Emitter" section was updated to include information about leaving the pin floating if it is not used.  | 2-228 |
|                             | The heading was incorrect in the "208-Pin PQFP" table. It should be AFS250 and not AFS090.   | 3-8   |

Fusion Family of Mixed Signal FPGAs

| Revision     | Changes  | Page  |
|--------------|--|-------|
| Advance v0.3 | The "Temperature Monitor" section was updated.   |       |
| (continued)  | EQ 2 is new.   | 2-103 |
|              | The "ADC Description" section was updated.   |       |
|              | Figure 2-16 • Fusion Clocking Options was updated.   |       |
|              | Table 2-46 · Analog Channel Specifications was updated.  |       |
|              | The notes in Table 2-72 $\cdot$ Fusion Standard and Advanced I/O – Hot-Swap and 5 V Input Tolerance Capabilities were updated.         |       |
|              | The "Simultaneously Switching Outputs and PCB Layout" section is new.  |       |
|              | LVPECL and LVDS were updated in Table 2-81 • Fusion Standard and Advanced I/O Attributes vs. I/O Standard Applications.                |       |
|              | LVPECL and LVDS were updated in Table 2-82 • Fusion Pro I/O Attributes vs. I/O Standard Applications.                                  |       |
|              | The "Timing Model" was updated.  | 2-161 |
|              | All voltage-referenced Minimum and Maximum DC Input and Output Level tables were updated.  |       |
|              | All Timing Characteristic tables were updated  | N/A   |
|              | Table 2-83 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions was updated. | 2-165 |
|              | Table 2-79 • Summary of I/O Timing Characteristics – Software Default Settings was updated.  | 2-134 |
|              | Table 2-93 • I/O Output Buffer Maximum Resistances <sup>1</sup> was updated.   | 2-171 |
|              | The "BLVDS/M-LVDS" section is new. BLVDS and M-LVDS are two new I/O standards included in the datasheet.                               | 2-211 |
|              | The "CoreMP7 and Cortex-M1 Software Tools" section is new.   | 2-257 |
|              | Table 2-83 • Summary of Maximum and Minimum DC Input and Output LevelsApplicable to Commercial and Industrial Conditions was updated.  | 2-165 |
|              | Table 2-79 • Summary of I/O Timing Characteristics – Software Default Settings was updated.  |       |
|              | Table 2-93 • I/O Output Buffer Maximum Resistances <sup>1</sup> was updated.   |       |
|              | The "BLVDS/M-LVDS" section is new. BLVDS and M-LVDS are two new I/O standards included in the datasheet.                               |       |
|              | The "108-Pin QFN" table for the AFS090 device is new.  | 3-2   |
|              | The "180-Pin QFN" table for the AFS090 device is new.  | 3-4   |
|              | The "208-Pin PQFP" table for the AFS090 device is new.   | 3-8   |
|              | The "256-Pin FBGA" table for the AFS090 device is new.   | 3-12  |
|              | The "256-Pin FBGA" table for the AFS250 device is new.   | 3-12  |