



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	119
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1afs1500-1fgg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Fusion Device Family Overview

The FlashPoint tool in the Fusion development software solutions, Libero SoC and Designer, has extensive support for flash memory blocks and FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using the Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

#### SRAM and FIFO

Fusion devices have embedded SRAM blocks along the north and south sides of the device. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be written through a 4-bit port and read as a single bitstream. The SRAM blocks can be initialized from the flash memory blocks or via the device JTAG port (ROM emulation mode), using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal EMPTY and FULL flags. The embedded FIFO control unit contains the counters necessary for the generation of the read and write address pointers. The SRAM/FIFO blocks can be cascaded to create larger configurations.

## **Clock Resources**

### PLLs and Clock Conditioning Circuits (CCCs)

Fusion devices provide designers with very flexible clock conditioning capabilities. Each member of the Fusion family contains six CCCs. In the two larger family members, two of these CCCs also include a PLL; the smaller devices support one PLL.

The inputs of the CCC blocks are accessible from the FPGA core or from one of several inputs with dedicated CCC block connections.

The CCC block has the following key features:

- Wide input frequency range (f<sub>IN CCC</sub>) = 1.5 MHz to 350 MHz
- Output frequency range ( $f_{OUT CCC}$ ) = 0.75 MHz to 350 MHz
- Clock phase adjustment via programmable and fixed delays from -6.275 ns to +8.75 ns
- Clock skew minimization (PLL)
- Clock frequency synthesis (PLL)
- · On-chip analog clocking resources usable as inputs:
  - 100 MHz on-chip RC oscillator
  - Crystal oscillator

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°
- Output duty cycle =  $50\% \pm 1.5\%$
- Low output jitter. Samples of peak-to-peak period jitter when a single global network is used:
  - 70 ps at 350 MHz
  - 90 ps at 100 MHz
  - 180 ps at 24 MHz
  - Worst case < 2.5% × clock period
- Maximum acquisition time = 150 µs
- Low power consumption of 5 mW



Figure 2-10 • Very-Long-Line Resources

# **Clocking Resources**

The Fusion family has a robust collection of clocking peripherals, as shown in the block diagram in Figure 2-16. These on-chip resources enable the creation, manipulation, and distribution of many clock signals. The Fusion integrated RC oscillator produces a 100 MHz clock source with no external components. For systems requiring more precise clock signals, the Fusion family supports an on-chip crystal oscillator circuit. The integrated PLLs in each Fusion device can use the RC oscillator, crystal oscillator, or another on-chip clock signal as a source. These PLLs offer a variety of capabilities to modify the clock source (multiply, divide, synchronize, advance, or delay). Utilizing the CCC found in the popular ProASIC3 family, Fusion incorporates six CCC blocks. The CCCs allow access to Fusion global and local clock distribution nets, as described in the "Global Resources (VersaNets)" section on page 2-11.



Figure 2-16 • Fusion Clocking Options





#### Notes:

- 1. Visit the Microsemi SoC Products Group website for application notes concerning dynamic PLL reconfiguration. Refer to the "PLL Macro" section on page 2-27 for signal descriptions.
- 2. Many specific INBUF macros support the wide variety of single-ended and differential I/O standards for the Fusion family.
- 3. Refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide for more information.

#### Figure 2-19 • Fusion CCC Options: Global Buffers with the PLL Macro

#### Table 2-11 • Available Selections of I/O Standards within CLKBUF and CLKBUF\_LVDS/LVPECL Macros

CLKBUF Macros
CLKBUF_LVCMOS5
CLKBUF_LVCMOS33 <sup>1</sup>
CLKBUF_LVCMOS18
CLKBUF_LVCMOS15
CLKBUF_PCI
CLKBUF_LVDS <sup>2</sup>
CLKBUF_LVPECL

Notes:

1. This is the default macro. For more details, refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide.

2. The B-LVDS and M-LVDS standards are supported with CLKBUF\_LVDS.

# Flash Memory Block Diagram

A simplified diagram of the flash memory block is shown in Figure 2-33.





The logic consists of the following sub-blocks:

Flash Array

Contains all stored data. The flash array contains 64 sectors, and each sector contains 33 pages of data.

Page Buffer

A page-wide volatile register. A page contains 8 blocks of data and an AUX block.

- Block Buffer
  - Contains the contents of the last block accessed. A block contains 128 data bits.
- ECC Logic

The FB stores error correction information with each block to perform single-bit error correction and double-bit error detection on all data blocks.

# Flash Memory Block Characteristics



#### Figure 2-44 • Reset Timing Diagram

# Table 2-25 • Flash Memory Block TimingCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
	Clock-to-Q in 5-cycle read mode of the Read Data	7.99	9.10	10.70	ns
<sup>t</sup> CLK2RD	Clock-to-Q in 6-cycle read mode of the Read Data	5.03	5.73	6.74	ns
	Clock-to-Q in 5-cycle read mode of BUSY	4.95	5.63	6.62	ns
<sup>I</sup> CLK2BUSY	Clock-to-Q in 6-cycle read mode of BUSY	4.45	5.07	5.96	ns
	Clock-to-Status in 5-cycle read mode	11.24	12.81	15.06	ns
<sup>I</sup> CLK2STATUS	Clock-to-Status in 6-cycle read mode	4.48	5.10	6.00	ns
t <sub>DSUNVM</sub>	Data Input Setup time for the Control Logic	1.92	2.19	2.57	ns
t <sub>DHNVM</sub>	Data Input Hold time for the Control Logic	0.00	0.00	0.00	ns
t <sub>ASUNVM</sub>	Address Input Setup time for the Control Logic	2.76	3.14	3.69	ns
t <sub>AHNVM</sub>	Address Input Hold time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUDWNVM</sub>	Data Width Setup time for the Control Logic	1.85	2.11	2.48	ns
t <sub>HDDWNVM</sub>	Data Width Hold time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SURENNVM</sub>	Read Enable Setup time for the Control Logic	3.85	4.39	5.16	ns
t <sub>HDRENNVM</sub>	Read Enable Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUWENNVM</sub>	Write Enable Setup time for the Control Logic	2.37	2.69	3.17	ns
t <sub>HDWENNVM</sub>	Write Enable Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUPROGNVM</sub>	Program Setup time for the Control Logic	2.16	2.46	2.89	ns
t <sub>HDPROGNVM</sub>	Program Hold time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUSPAREPAGE</sub>	SparePage Setup time for the Control Logic	3.74	4.26	5.01	ns
t <sub>HDSPAREPAGE</sub>	SparePage Hold time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUAUXBLK</sub>	Auxiliary Block Setup Time for the Control Logic	3.74	4.26	5.00	ns
t <sub>HDAUXBLK</sub>	Auxiliary Block Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SURDNEXT</sub>	ReadNext Setup Time for the Control Logic	2.17	2.47	2.90	ns
t <sub>HDRDNEXT</sub>	ReadNext Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUERASEPG</sub>	Erase Page Setup Time for the Control Logic	3.76	4.28	5.03	ns
t <sub>HDERASEPG</sub>	Erase Page Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUUNPROTECTPG</sub>	Unprotect Page Setup Time for the Control Logic	2.01	2.29	2.69	ns
t <sub>HDUNPROTECTPG</sub>	Unprotect Page Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUDISCARDPG</sub>	Discard Page Setup Time for the Control Logic	1.88	2.14	2.52	ns
t <sub>HDDISCARDPG</sub>	Discard Page Hold Time for the Control Logic	0.00	0.00	0.00	ns
t <sub>SUOVERWRPRO</sub>	Overwrite Protect Setup Time for the Control Logic	1.64	1.86	2.19	ns
t <sub>HDOVERWRPRO</sub>	Overwrite Protect Hold Time for the Control Logic	0.00	0.00	0.00	ns



Typical scaling factors are given in Table 2-57 on page 2-130, and the gain error (which contributes to the minimum and maximum) is in Table 2-49 on page 2-117.





#### Terminology

#### BW – Bandwidth

BW is a range of frequencies that a Channel can handle.

#### Channel

A channel is define as an analog input configured as one of the Prescaler range shown in Table 2-57 on page 2-130. The channel includes the Prescaler circuit and the ADC.

#### **Channel Gain**

Channel Gain is a measured of the deviation of the actual slope from the ideal slope. The slope is measured from the 20% and 80% point.

Gain = 
$$rac{ ext{Gain}_{ ext{actual}}}{ ext{Gain}_{ ext{ideal}}}$$

EQ 1

#### **Channel Gain Error**

Channel Gain Error is a deviation from the ideal slope of the transfer function. The Prescaler Gain Error is expressed as the percent difference between the actual and ideal, as shown in EQ 2.

$$\text{Error}_{\text{Gain}} = (1-\text{Gain}) \times 100\%$$

EQ 2





Figure 2-73 • Negative Current Monitor

#### Terminology

#### Accuracy

The accuracy of Fusion Current Monitor is  $\pm 2 \text{ mV}$  minimum plus 5% of the differential voltage at the input. The input accuracy can be translated to error at the ADC output by using EQ 4. The 10 V/V gain is the gain of the Current Monitor Circuit, as described in the "Current Monitor" section on page 2-86. For 8-bit mode, N = 8,  $V_{AREF} = 2.56$  V, zero differential voltage between AV and AC, the Error ( $E_{ADC}$ ) is equal to 2 LSBs.

$$E_{ADC} = (2mV + 0.05 |V_{AV} - V_{AC}|) \times (10V) / V \times \frac{2^N}{V_{AREF}}$$

EQ 4

where

N is the number of bits

 $V_{AREF}$  is the Reference voltage

 $V_{AV}$  is the voltage at AV pad

V<sub>AC</sub> is the voltage at AC pad

## Gate Driver

The Fusion Analog Quad includes a Gate Driver connected to the Quad's AG pin (Figure 2-74). Designed to work with external p- or n-channel MOSFETs, the Gate driver is a configurable current sink or source and requires an external pull-up or pull-down resistor. The AG supports 4 selectable gate drive levels: 1  $\mu$ A, 3  $\mu$ A, 10  $\mu$ A, and 30  $\mu$ A (Figure 2-75 on page 2-91). The AG also supports a High Current Drive mode in which it can sink 20 mA; in this mode the switching rate is approximately 1.3 MHz with 100 ns turn-on time and 600 ns turn-off time. Modeled on an open-drain-style output, it does not output a voltage level without an appropriate pull-up or pull-down resistor. If 1 V is forced on the drain, the current sinking/sourcing will exceed the ability of the transistor, and the device could be damaged.

The AG pad is turned on via the corresponding GDON*x* pin in the Analog Block macro, where *x* is the number of the corresponding Analog Quad for the AG pad to be enabled (GDON0 to GDON9).





The gate-to-source voltage ( $V_{gs}$ ) of the external MOSFET is limited to the programmable drive current times the external pull-up or pull-down resistor value (EQ 5).

$$V_{gs} \le I_g \times (R_{pullup} \text{ or } R_{pulldown})$$

EQ 5

#### TUE – Total Unadjusted Error

TUE is a comprehensive specification that includes linearity errors, gain error, and offset error. It is the worst-case deviation from the ideal device performance. TUE is a static specification (Figure 2-87).



Figure 2-87 • Total Unadjusted Error (TUE)

## ADC Operation

Once the ADC has powered up and been released from reset, ADCRESET, the ADC will initiate a calibration routine designed to provide optimal ADC performance. The Fusion ADC offers a robust calibration scheme to reduce integrated offset and linearity errors. The offset and linearity errors of the main capacitor array are compensated for with an 8-bit calibration capacitor array. The offset/linearity error calibration is carried out in two ways. First, a power-up calibration is carried out when the ADC comes out of reset. This is initiated by the CALIBRATE output of the Analog Block macro and is a fixed number of ADC\_CLK cycles (3,840 cycles), as shown in Figure 2-89 on page 2-111. In this mode, the linearity and offset errors of the capacitors are calibrated.

To further compensate for drift and temperature-dependent effects, every conversion is followed by postcalibration of either the offset or a bit of the main capacitor array. The post-calibration ensures that, over time and with temperature, the ADC remains consistent.

After both calibration and the setting of the appropriate configurations, as explained above, the ADC is ready for operation. Setting the ADCSTART signal high for one clock period will initiate the sample and conversion of the analog signal on the channel as configured by CHNUMBER[4:0]. The status signals SAMPLE and BUSY will show when the ADC is sampling and converting (Figure 2-91 on page 2-112). Both SAMPLE and BUSY will initially go high. After the ADC has sampled and held the analog signal, SAMPLE will go low. After the entire operation has completed and the analog signal is converted, BUSY will go low and DATAVALID will go high. This indicates that the digital result is available on the RESULT[11:0] pins.

DATAVALID will remain high until a subsequent ADCSTART is issued. The DATAVALID goes low on the rising edge of SYSCLK as shown in Figure 2-90 on page 2-112. The RESULT signals will be kept constant until the ADC finishes the subsequent sample. The next sampled RESULT will be available when DATAVALID goes high again. It is ideal to read the RESULT when DATAVALID is '1'. The RESULT is latched and remains unchanged until the next DATAVLAID rising edge.



Device Architecture

#### 2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

2.5 V LVCMOS	v	IL	v	н	VOL	VОН	IOL	юн	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
Applicable to	Pro I/O Ba	anks										
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	18	16	10	10
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	3.6	0.7	1.7	12	12	74	65	10	10
16 mA	-0.3	0.7	1.7	3.6	0.7	1.7	16	16	87	83	10	10
24 mA	-0.3	0.7	1.7	3.6	0.7	1.7	24	24	124	169	10	10
Applicable to	Advanced	I/O Bank	s		•					-		
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	18	16	10	10
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	18	16	10	10
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	37	32	10	10
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	74	65	10	10
16 mA	-0.3	0.7	1.7	2.7	0.7	1.7	16	16	87	83	10	10
24 mA	-0.3	0.7	1.7	2.7	0.7	1.7	24	24	124	169	10	10
Applicable to	Standard	I/O Banks						<u>.</u>				
2 mA	-0.3	0.7	1.7	3.6	0.7	1.7	2	2	18	16	10	10
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	18	16	10	10
6 mA	-0.3	0.7	1.7	3.6	0.7	1.7	6	6	37	32	10	10
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	37	32	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



#### Figure 2-120 • AC Loading

Table 2-111 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C <sub>LOAD</sub> (pF)
0	2.5	1.2	_	35

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Table 2-122 • 1.8 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	15.53	0.04	1.31	0.43	14.11	15.53	2.78	1.60	16.35	17.77	ns
	-1	0.56	13.21	0.04	1.11	0.36	12.01	13.21	2.36	1.36	13.91	15.11	ns
	-2 <sup>2</sup>	0.49	11.60	0.03	0.98	0.32	10.54	11.60	2.07	1.19	12.21	13.27	ns
4 mA	Std.	0.66	10.48	0.04	1.31	0.43	10.41	10.48	3.23	2.73	12.65	12.71	ns
	-1	0.56	8.91	0.04	1.11	0.36	8.86	8.91	2.75	2.33	10.76	10.81	ns
	-2	0.49	7.82	0.03	0.98	0.32	7.77	7.82	2.41	2.04	9.44	9.49	ns
8 mA	Std.	0.66	8.05	0.04	1.31	0.43	8.20	7.84	3.54	3.27	10.43	10.08	ns
	-1	0.56	6.85	0.04	1.11	0.36	6.97	6.67	3.01	2.78	8.88	8.57	ns
	-2	0.49	6.01	0.03	0.98	0.32	6.12	5.86	2.64	2.44	7.79	7.53	ns
12 mA	Std.	0.66	7.50	0.04	1.31	0.43	7.64	7.30	3.61	3.41	9.88	9.53	ns
	-1	0.56	6.38	0.04	1.11	0.36	6.50	6.21	3.07	2.90	8.40	8.11	ns
	-2	0.49	5.60	0.03	0.98	0.32	5.71	5.45	2.69	2.55	7.38	7.12	ns
16 mA	Std.	0.66	7.29	0.04	1.31	0.43	7.23	7.29	3.71	3.95	9.47	9.53	ns
	-1	0.56	6.20	0.04	1.11	0.36	6.15	6.20	3.15	3.36	8.06	8.11	ns
	-2	0.49	5.45	0.03	0.98	0.32	5.40	5.45	2.77	2.95	7.07	7.12	ns

# Table 2-132 • 1.5 V LVCMOS Low Slew<br/>Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,<br/>Worst-Case VCCI = 1.4 V<br/>Applicable to Standard I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	12.33	0.04	1.42	0.43	11.79	12.33	2.45	2.32	ns
	-1	0.56	10.49	0.04	1.21	0.36	10.03	10.49	2.08	1.98	ns
	-2	0.49	9.21	0.03	1.06	0.32	8.81	9.21	1.83	1.73	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-133 • 1.5 V LVCMOS High Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	7.65	0.04	1.42	0.43	6.31	7.65	2.45	2.45	ns
	-1	0.56	6.50	0.04	1.21	0.36	5.37	6.50	2.08	2.08	ns
	-2	0.49	5.71	0.03	1.06	0.32	4.71	5.71	1.83	1.83	ns

#### 2.5 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 2.5 V.

Table 2-141 • Minimum and Maximum DC Input and Output Levels

2.5 GTL	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
20 mA <sup>3</sup>	-0.3	VREF – 0.05	VREF + 0.05	3.6	0.4	-	20	20	124	169	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-125 • AC Loading

#### Table 2-142 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF – 0.05	VREF + 0.05	0.8	0.8	1.2	10

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

Table 2-143 • 2.5 V GTL

```
Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 0.8 V
```

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	2.13	0.04	2.46	0.43	2.16	2.13			4.40	4.36	ns
-1	0.56	1.81	0.04	2.09	0.36	1.84	1.81			3.74	3.71	ns
-2	0.49	1.59	0.03	1.83	0.32	1.61	1.59			3.28	3.26	ns

#### 2.5 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 2.5 V.

Table 2-147 • Minimum and Maximum DC Input and Output Levels

2.5 V GTL+	VIL		VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
33 mA	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.6	_	33	33	124	169	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-127 • AC Loading

#### Table 2-148 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF – 0.1	VREF + 0.1	1.0	1.0	1.5	10

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

```
Table 2-149 • 2.5 V GTL+
```

# Commercial Temperature Range Conditions: $T_J$ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.0 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	2.21	0.04	1.51	0.43	2.25	2.10			4.48	4.34	ns
-1	0.56	1.88	0.04	1.29	0.36	1.91	1.79			3.81	3.69	ns
-2	0.49	1.65	0.03	1.13	0.32	1.68	1.57			3.35	4.34	ns



# **Static Power Consumption of Various Internal Resources**

Table 3-15 • Different Components Contributing to the Static Power Consumption in Fusion Devices

		Power		Device-Specific Static Contributions					
Parameter	Definition	Supply		AFS1500	AFS600	AFS250	AFS090	Units	
PDC1	Core static power contribution in operating mode	VCC	1.5 V	18	7.5	4.50	3.00	mW	
PDC2	Device static power contribution in standby mode	VCC33A	3.3 V	0.66				mW	
PDC3	Device static power contribution in sleep mode	VCC33A	3.3 V	0.03				mW	
PDC4	NVM static power contribution	VCC	1.5 V	1.19				mW	
PDC5	Analog Block static power contribution of ADC	VCC33A	3.3 V	8.25				mW	
PDC6	Analog Block static power contribution per Quad	VCC33A	3.3 V	3.3				mW	
PDC7	Static contribution per input pin – standard dependent contribution	VCCI	See Table 3-12 on page 3-18						
PDC8	Static contribution per input pin – standard dependent contribution	VCCI	See Table 3-13 on page 3-20				3-20		
PDC9	Static contribution for PLL	VCC	1.5 V		2.	55		mW	

# **Power Calculation Methodology**

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero SoC software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- · The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- · The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- The number of NVM blocks used in the design
- The number of Analog Quads used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 3-16 on page 3-27.
- Enable rates of output buffers—guidelines are provided for typical applications in Table 3-17 on page 3-27.
- Read rate and write rate to the RAM—guidelines are provided for typical applications in Table 3-17 on page 3-27.
- Read rate to the NVM blocks

The calculation should be repeated for each clock domain defined in the design.



 $P_{S-CELL}$  =  $N_{S-CELL}$  \* (PAC5 + ( $\alpha_1$  / 2) \* PAC6) \*  $F_{CLK}$ 

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-16 on page 3-27.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Sleep Mode

 $P_{S-CELL} = 0 W$ 

#### Combinatorial Cells Dynamic Contribution—P<sub>C-CELL</sub>

#### **Operating Mode**

 $P_{C-CELL} = N_{C-CELL} * (\alpha_1 / 2) * PAC7 * F_{CLK}$ 

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-16 on page 3-27.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Sleep Mode

 $P_{C-CELL} = 0 W$ 

Routing Net Dynamic Contribution-PNET

#### **Operating Mode**

 $P_{NET} = (N_{S-CELL} + N_{C-CELL}) * (\alpha_1 / 2) * PAC8 * F_{CLK}$ 

N<sub>S-CELL</sub> is the number VersaTiles used as sequential modules in the design.

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-16 on page 3-27.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Sleep Mode

 $P_{NET} = 0 W$ 

#### I/O Input Buffer Dynamic Contribution—PINPUTS

#### **Operating Mode**

 $P_{INPUTS} = N_{INPUTS} * (\alpha_2 / 2) * PAC9 * F_{CLK}$ 

N<sub>INPUTS</sub> is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 3-16 on page 3-27.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Sleep Mode

P<sub>INPUTS</sub> = 0 W

#### I/O Output Buffer Dynamic Contribution—POUTPUTS

#### **Operating Mode**

 $\mathsf{P}_{\mathsf{OUTPUTS}} = \mathsf{N}_{\mathsf{OUTPUTS}} * (\alpha_2 / 2) * \beta_1 * \mathsf{PAC10} * \mathsf{F}_{\mathsf{CLK}}$ 

N<sub>OUTPUTS</sub> is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 3-16 on page 3-27.

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in Table 3-17 on page 3-27.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Sleep Mode

P<sub>OUTPUTS</sub> = 0 W

Fusion Family of Mixed Signal FPGAs

	PQ208		PQ208				
Pin Number	AFS250 Function	AFS600 Function	Pin Number	AFS250 Function	AFS600 Function		
74	AV2	AV4	111	VCCNVM	VCCNVM		
75	AC2	AC4	112	VCC	VCC		
76	AG2	AG4	112	VCC	VCC		
77	AT2	AT4	113	VPUMP	VPUMP		
78	ATRTN1	ATRTN2	114	GNDQ	NC		
79	AT3	AT5	115	VCCIB1	ТСК		
80	AG3	AG5	116	ТСК	TDI		
81	AC3	AC5	117	TDI	TMS		
82	AV3	AV5	118	TMS	TDO		
83	AV4	AV6	119	TDO	TRST		
84	AC4	AC6	120	TRST	VJTAG		
85	AG4	AG6	121	VJTAG	IO57NDB2V0		
86	AT4	AT6	122	IO57NDB1V0	GDC2/IO57PDB2V0		
87	ATRTN2	ATRTN3	123	GDC2/IO57PDB1V0	IO56NDB2V0		
88	AT5	AT7	124	IO56NDB1V0	GDB2/IO56PDB2V0		
89	AG5	AG7	125	GDB2/IO56PDB1V0	IO55NDB2V0		
90	AC5	AC7	126	VCCIB1	GDA2/IO55PDB2V0		
91	AV5	AV7	127	GND	GDA0/IO54NDB2V0		
92	NC	AV8	128	IO55NDB1V0	GDA1/IO54PDB2V0		
93	NC	AC8	129	GDA2/IO55PDB1V0	VCCIB2		
94	NC	AG8	130	GDA0/IO54NDB1V0	GND		
95	NC	AT8	131	GDA1/IO54PDB1V0	VCC		
96	NC	ATRTN4	132	GDB0/IO53NDB1V0	GCA0/IO45NDB2V0		
97	NC	AT9	133	GDB1/IO53PDB1V0	GCA1/IO45PDB2V0		
98	NC	AG9	134	GDC0/IO52NDB1V0	GCB0/IO44NDB2V0		
99	NC	AC9	135	GDC1/IO52PDB1V0	GCB1/IO44PDB2V0		
100	NC	AV9	136	IO51NSB1V0	GCC0/IO43NDB2V		
101	GNDAQ	GNDAQ			0		
102	VCC33A	VCC33A	137	VCCIB1	GCC1/IO43PDB2V0		
103	ADCGNDREF	ADCGNDREF	138	GND	IO42NDB2V0		
104	VAREF	VAREF	139	VCC	IO42PDB2V0		
105	PUB	PUB	140	IO50NDB1V0	IO41NDB2V0		
106	VCC33A	VCC33A	141	IO50PDB1V0	GCC2/IO41PDB2V0		
107	GNDA	GNDA	142	GCA0/IO49NDB1V0	VCCIB2		
108	PTEM	PTEM	143	GCA1/IO49PDB1V0	GND		
109	PTBASE	PTBASE	144	GCB0/IO48NDB1V0	VCC		
110	GNDNVM	GNDNVM	145	GCB1/IO48PDB1V0	IO40NDB2V0		
		L]	146	GCC0/IO47NDB1V0	GCB2/IO40PDB2V0		

# 🌜 Microsemi.

Package Pin Assignments

	FG676		FG676	FG676			
Pin Number	AFS1500 Function	Pin Number	AFS1500 Function	Pin Number	AFS1500 Function		
C9	IO07PDB0V1	D19	GBC1/IO40PDB1V2	F3	IO121NDB4V0		
C10	IO09PDB0V1	D20	GBA1/IO42PDB1V2	F4	GND		
C11	IO13NDB0V2	D21	GND	F5	IO123NDB4V0		
C12	IO13PDB0V2	D22	VCCPLB	F6	GAC2/IO123PDB4V0		
C13	IO24PDB1V0	D23	GND	F7	GAA2/IO125PDB4V0		
C14	IO26PDB1V0	D24	NC	F8	GAC0/IO03NDB0V0		
C15	IO27NDB1V1	D25	NC	F9	GAC1/IO03PDB0V0		
C16	IO27PDB1V1	D26	NC	F10	IO10NDB0V1		
C17	IO35NDB1V2	E1	GND	F11	IO10PDB0V1		
C18	IO35PDB1V2	E2	IO122NPB4V0	F12	IO14NDB0V2		
C19	GBC0/IO40NDB1V2	E3	IO121PDB4V0	F13	IO23NDB1V0		
C20	GBA0/IO42NDB1V2	E4	IO122PPB4V0	F14	IO23PDB1V0		
C21	IO43NDB1V2	E5	IO00NDB0V0	F15	IO32NPB1V1		
C22	IO43PDB1V2	E6	IO00PDB0V0	F16	IO34NDB1V1		
C23	NC	E7	VCCIB0	F17	IO34PDB1V1		
C24	GND	E8	IO05NDB0V1	F18	IO37PDB1V2		
C25	NC	E9	IO05PDB0V1	F19	GBB1/IO41PDB1V2		
C26	NC	E10	VCCIB0	F20	VCCIB2		
D1	NC	E11	IO11NDB0V1	F21	IO47PPB2V0		
D2	NC	E12	IO14PDB0V2	F22	IO44NDB2V0		
D3	NC	E13	VCCIB0	F23	GND		
D4	GND	E14	VCCIB1	F24	IO45NDB2V0		
D5	GAA0/IO01NDB0V0	E15	IO29NDB1V1	F25	VCCIB2		
D6	GND	E16	IO29PDB1V1	F26	NC		
D7	IO04NDB0V0	E17	VCCIB1	G1	NC		
D8	IO04PDB0V0	E18	IO37NDB1V2	G2	IO119PPB4V0		
D9	GND	E19	GBB0/IO41NDB1V2	G3	IO120NDB4V0		
D10	IO09NDB0V1	E20	VCCIB1	G4	IO120PDB4V0		
D11	IO11PDB0V1	E21	VCOMPLB	G5	VCCIB4		
D12	GND	E22	GBA2/IO44PDB2V0	G6	GAB2/IO124PDB4V0		
D13	IO24NDB1V0	E23	IO48PPB2V0	G7	IO125NDB4V0		
D14	IO26NDB1V0	E24	GBB2/IO45PDB2V0	G8	GND		
D15	GND	E25	NC	G9	VCCIB0		
D16	IO31NDB1V1	E26	GND	G10	IO08NDB0V1		
D17	IO31PDB1V1	F1	NC	G11	IO08PDB0V1		
D18	GND	F2	VCCIB4	G12	GND		



Datasheet Information

Revision	Changes						
v2.0, Revision 1 (July 2009)	The MicroBlade and Fusion datasheets have been combined. Pigeon Point information is new.	N/A					
	CoreMP7 support was removed since it is no longer offered.						
	–F was removed from the datasheet since it is no longer offered.						
	The operating temperature was changed from ambient to junction to better reflect actual conditions of operations.						
	Commercial: 0°C to 85°C						
	Industrial: –40°C to 100°C						
	The version number category was changed from Preliminary to Production, which means the datasheet contains information based on final characterization. The version number changed from Preliminary v1.7 to v2.0.						
	The "Integrated Analog Blocks and Analog I/Os" section was updated to include a reference to the "Analog System Characteristics" section in the <i>Device Architecture</i> chapter of the datasheet, which includes Table 2-46 • Analog Channel Specifications and specific voltage data.	1-4					
	The phrase "Commercial-Case Conditions" in timing table titles was changed to "Commercial Temperature Range Conditions."	N/A					
	The "Crystal Oscillator" section was updated significantly. Please review carefully.	2-20					
	The "Real-Time Counter (part of AB macro)" section was updated significantly. Please review carefully.	2-33					
	There was a typo in Table 2-19 • Flash Memory Block Pin Names for the ERASEPAGE description; it was the same as DISCARDPAGE. As as a result, the ERASEPAGE description was updated.	2-40					
	The $t_{\mbox{FMAXCLKNVM}}$ parameter was updated in Table 2-25 $\bullet$ Flash Memory Block Timing.	2-52					
	Table 2-31 • RAM4K9 and Table 2-32 • RAM512X18 were updated.	2-66					
	In Table 2-36 • Analog Block Pin Description, the Function description for PWRDWN was changed from "Comparator power-down if 1"	2-78					
	to "ADC comparator power-down if 1. When asserted, the ADC will stop functioning, and the digital portion of the analog block will continue operating. This may result in invalid status flags from the analog block. Therefore, Microsemi does not recommend asserting the PWRDWN pin."						
	Figure 2-75 • Gate Driver Example was updated.	2-91					
	The "ADC Operation" section was updated. Please review carefully.	2-104					
	Figure 2-92 • Intra-Conversion Timing Diagram and Figure 2-93 • Injected Conversion Timing Diagram are new.	2-113					
	The "Typical Performance Characteristics" section is new.	2-115					
	Table 2-49 • Analog Channel Specifications was significantly updated.	2-117					
	Table 2-50 • ADC Characteristics in Direct Input Mode was significantly updated.	2-120					
	In Table 2-52 • Calibrated Analog Channel Accuracy 1,2,3, note 2 was updated.	2-123					
	In Table 2-53 • Analog Channel Accuracy: Monitoring Standard Positive Voltages, note 1 was updated.	2-124					
	In Table 2-54 • ACM Address Decode Table for Analog Quad, bit 89 was removed.	2-126					