



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 110592 |
| Number of I/O | 119 |
| Number of Gates | 600000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FPBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m1afs600-1fgg256i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

Fusion Device Family Overview

| Introduction | 1-1 |
|---------------------------|------|
| General Description | 1-1 |
| Unprecedented Integration | 1-4 |
| Related Documents | 1-10 |

Device Architecture

| Fusion Stack Architecture | |
|---------------------------|-----|
| Core Architecture | 2-2 |
| Clocking Resources | |
| Real-Time Counter System | |
| Embedded Memories | |
| Analog Block | |
| Analog Configuration MUX | |
| User I/Os | |
| Pin Descriptions | |
| Security | |

DC and Power Characteristics

| General Specifications | 3-1 |
|-------------------------------|------|
| Calculating Power Dissipation | 3-10 |
| Power Consumption | 3-32 |

Package Pin Assignments

| QN108 | | | | | | | | | | | | . 4- | 1 |
|-------|------|------|------|------|------|------|---------|------|-----------|------|------|---------|---------|------|------|-----|------|----------|---|
| QN180 | | | | | | | | | | | | . 4- | 3 |
| PQ208 | | | | | | | | | | | | . 4- | 7 |
| FG256 | | | | | | | | | | | | 4-1 | 1 |
| FG484 | | | | | | | | | | | | 4-1 | 9 |
| FG676 | | | | | | | ••• | | • • • | | | • • | ••• | | | ••• | | 4-2 | 7 |

Datasheet Information

| List of Changes | |
|---|---|
| Datasheet Categories | |
| Safety Critical, Life Support, and High-Reliability Applications Policy | / |

Embedded Memories

Flash Memory Blocks

The flash memory available in each Fusion device is composed of one to four flash blocks, each 2 Mbits in density. Each block operates independently with a dedicated flash controller and interface. Fusion flash memory blocks combine fast access times (60 ns random access and 10 ns access in Read-Ahead mode) with a configurable 8-, 16-, or 32-bit datapath, enabling high-speed flash operation without wait states. The memory block is organized in pages and sectors. Each page has 128 bytes, with 33 pages comprising one sector and 64 sectors per block. The flash block can support multiple partitions. The only constraint on size is that partition boundaries must coincide with page boundaries. The flexibility and granularity enable many use models and allow added granularity in programming updates.

Fusion devices support two methods of external access to the flash memory blocks. The first method is a serial interface that features a built-in JTAG-compliant port, which allows in-system programmability during user or monitor/test modes. This serial interface supports programming of an AES-encrypted stream. Data protected with security measures can be passed through the JTAG interface, decrypted, and then programmed in the flash block. The second method is a soft parallel interface.

FPGA logic or an on-chip soft microprocessor can access flash memory through the parallel interface. Since the flash parallel interface is implemented in the FPGA fabric, it can potentially be customized to meet special user requirements. For more information, refer to the *CoreCFI Handbook*. The flash memory parallel interface provides configurable byte-wide (×8), word-wide (×16), or dual-word-wide (×32) data-port options. Through the programmable flash parallel interface, the on-chip and off-chip memories can be cascaded for wider or deeper configurations.

The flash memory has built-in security. The user can configure either the entire flash block or the small blocks to protect against unintentional or intrusive attempts to change or destroy the storage contents. Each on-chip flash memory block has a dedicated controller, enabling each block to operate independently.

The flash block logic consists of the following sub-blocks:

- Flash block Contains all stored data. The flash block contains 64 sectors and each sector contains 33 pages of data.
- Page Buffer Contains the contents of the current page being modified. A page contains 8 blocks of data.
- Block Buffer Contains the contents of the last block accessed. A block contains 128 data bits.
- ECC Logic The flash memory stores error correction information with each block to perform single-bit error correction and double-bit error detection on all data blocks.

User Nonvolatile FlashROM

In addition to the flash blocks, Fusion devices have 1 Kbit of user-accessible, nonvolatile FlashROM on-chip. The FlashROM is organized as 8×128-bit pages. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- · Secure key storage for communications algorithms protected by security
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard IEEE 1532 JTAG programming interface. Pages can be individually programmed (erased and written). On-chip AES decryption can be used selectively over public networks to load data such as security keys stored in the FlashROM for a user design.

The FlashROM can be programmed (erased and written) via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing.





Figure 2-10 • Very-Long-Line Resources

Crystal Oscillator

The Crystal Oscillator (XTLOSC) is source that generates the clock from an external crystal. The output of XTLOSC CLKOUT signal can be selected as an input to the PLL. Refer to the "Clock Conditioning Circuits" section for more details. The XTLOSC can operate in normal operations and Standby mode (RTC is running and 1.5 V is not present).

In normal operation, the internal FPGA_EN signal is '1' as long as 1.5 V is present for VCC. As such, the internal enable signal, XTL_EN, for Crystal Oscillator is enabled since FPGA_EN is asserted. The XTL_MODE has the option of using MODE or RTC_MODE, depending on SELMODE.

During Standby, 1.5 V is not available, as such, and FPGA_EN is '0'. SELMODE must be asserted in order for XTL_EN to be enabled; hence XTL_MODE relies on RTC_MODE. SELMODE and RTC_MODE must be connected to RTCXTLSEL and RTCXTLMODE from the AB respectively for correct operation during Standby (refer to the "Real-Time Counter System" section on page 2-31 for a detailed description).

The Crystal Oscillator can be configured in one of four modes:

- RC network, 32 KHz to 4 MHz
- Low gain, 32 to 200 KHz
- Medium gain, 0.20 to 2.0 MHz
- High gain, 2.0 to 20.0 MHz

In RC network mode, the XTAL1 pin is connected to an RC circuit, as shown in Figure 2-16 on page 2-18. The XTAL2 pin should be left floating. The RC value can be chosen based on Figure 2-18 for any desired frequency between 32 KHz and 4 MHz. The RC network mode can also accommodate an external clock source on XTAL1 instead of an RC circuit.

In Low gain, Medium gain, and High gain, an external crystal component or ceramic resonator can be added onto XTAL1 and XTAL2, as shown in Figure 2-16 on page 2-18. In the case where the Crystal Oscillator block is not used, the XTAL1 pin should be connected to GND and the XTAL2 pin should be left floating.



Note: *Internal signal—does not exist in macro.

Figure 2-17 • XTLOSC Macro



Read Next Operation

The Read Next operation is a feature by which the next block relative to the block in the Block Buffer is read from the FB Array while performing reads from the Block Buffer. The goal is to minimize wait states during consecutive sequential Read operations.

The Read Next operation is performed in a predetermined manner because it does look-ahead reads. The general look-ahead function is as follows:

- Within a page, the next block fetched will be the next in linear address.
- When reading the last data block of a page, it will fetch the first block of the next page.
- When reading spare pages, it will read the first block of the next sector's spare page.
- Reads of the last sector will wrap around to sector 0.
- · Reads of Auxiliary blocks will read the next linear page's Auxiliary block.

When an address on the ADDR input does not agree with the predetermined look-ahead address, there is a time penalty for this access. The FB will be busy finishing the current look-ahead read before it can start the next read. The worst case is a total of nine BUSY cycles before data is delivered.

The Non-Pipe Mode and Pipe Mode waveforms for Read Next operations are illustrated in Figure 2-40 and Figure 2-41.



Figure 2-40 • Read Next Waveform (Non-Pipe Mode, 32-bit access)



Figure 2-41 • Read Next WaveForm (Pipe Mode, 32-bit access)

Timing Characteristics

Table 2-31 • RAM4K9

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | -2 | -1 | Std. | Units |
|-----------------------|---|------|------|------|-------|
| t _{AS} | Address setup time | 0.25 | 0.28 | 0.33 | ns |
| t _{AH} | Address hold time | 0.00 | 0.00 | 0.00 | ns |
| t _{ENS} | REN, WEN setup time | 0.14 | 0.16 | 0.19 | ns |
| t _{ENH} | REN, WEN hold time | 0.10 | 0.11 | 0.13 | ns |
| t _{BKS} | BLK setup time | 0.23 | 0.27 | 0.31 | ns |
| t _{BKH} | BL hold time | 0.02 | 0.02 | 0.02 | ns |
| t _{DS} | Input data (DIN) setup time | 0.18 | 0.21 | 0.25 | ns |
| t _{DH} | Input data (DIN) hold time | 0.00 | 0.00 | 0.00 | ns |
| + | Clock High to new data valid on DOUT (output retained, WMODE = 0) | 1.79 | 2.03 | 2.39 | ns |
| ^L CKQ1 | Clock High to new data valid on DOUT (flow-through, WMODE = 1) | 2.36 | 2.68 | 3.15 | ns |
| t _{CKQ2} | Clock High to new data valid on DOUT (pipelined) | 0.89 | 1.02 | 1.20 | ns |
| t _{C2CWWH} 1 | Address collision clk-to-clk delay for reliable write after write on same address—Applicable to Rising Edge | 0.30 | 0.26 | 0.23 | ns |
| t _{C2CRWH} 1 | Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge | 0.45 | 0.38 | 0.34 | ns |
| t _{C2CWRH} 1 | Address collision clk-to-clk delay for reliable write access after read on same address— Applicable to Opening Edge | 0.49 | 0.42 | 0.37 | ns |
| + | RESET Low to data out Low on DOUT (flow-through) | 0.92 | 1.05 | 1.23 | ns |
| ^I RSTBQ | RESET Low to Data Out Low on DOUT (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| t _{REMRSTB} | RESET removal | 0.29 | 0.33 | 0.38 | ns |
| t _{RECRSTB} | RESET recovery | 1.50 | 1.71 | 2.01 | ns |
| t _{MPWRSTB} | RESET minimum pulse width | 0.21 | 0.24 | 0.29 | ns |
| t _{CYC} | Clock cycle time | 3.23 | 3.68 | 4.32 | ns |
| F _{MAX} | Maximum frequency | 310 | 272 | 231 | MHz |

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.



Timing Characteristics

Table 2-35 • FIFO

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | -2 | -1 | Std. | Units |
|----------------------|---|------|------|------|-------|
| t _{ENS} | REN, WEN Setup time | 1.34 | 1.52 | 1.79 | ns |
| t _{ENH} | REN, WEN Hold time | 0.00 | 0.00 | 0.00 | ns |
| t _{BKS} | BLK Setup time | 0.19 | 0.22 | 0.26 | ns |
| t _{BKH} | BLK Hold time | 0.00 | 0.00 | 0.00 | ns |
| t _{DS} | Input data (WD) Setup time | 0.18 | 0.21 | 0.25 | ns |
| t _{DH} | Input data (WD) Hold time | 0.00 | 0.00 | 0.00 | ns |
| t _{CKQ1} | Clock High to New Data Valid on RD (flow-through) | 2.17 | 2.47 | 2.90 | ns |
| t _{CKQ2} | Clock High to New Data Valid on RD (pipelined) | 0.94 | 1.07 | 1.26 | ns |
| t _{RCKEF} | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| t _{WCKFF} | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| t _{CKAF} | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| t _{RSTFG} | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |
| t _{RSTAF} | RESET Low to Almost-Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| + | RESET Low to Data out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
| ^I RSTBQ | RESET Low to Data out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| t _{REMRSTB} | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| t _{RECRSTB} | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| t _{MPWRSTB} | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| t _{CYC} | Clock Cycle time | 3.23 | 3.68 | 4.32 | ns |
| F _{MAX} | Maximum Frequency for FIFO | 310 | 272 | 231 | ns |



ADC Description

The Fusion ADC is a 12-bit SAR ADC. It offers a wide variety of features for different use models. Figure 2-80 shows a block diagram of the Fusion ADC.

- · Configurable resolution: 8-bit, 10-bit, and 12-bit mode
- DNL: 0.6 LSB for 10-bit mode
- INL: 0.4 LSB for 10-bit mode
- No missing code
- Internal VAREF = 2.56 V
- Maximum Sample Rate = 600 Ksps
- Power-up calibration and dynamic calibration after every sample to compensate for temperature drift over time



Figure 2-80 • ADC Simplified Block Diagram

ADC Theory of Operation

An analog-to-digital converter is used to capture discrete samples of a continuous analog voltage and provide a discrete binary representation of the signal. Analog-to-digital converters are generally characterized in three ways:

- Input voltage range
- Resolution
- Bandwidth or conversion rate

The input voltage range of an ADC is determined by its reference voltage (VREF). Fusion devices include an internal 2.56 V reference, or the user can supply an external reference of up to 3.3 V. The following examples use the internal 2.56 V reference, so the full-scale input range of the ADC is 0 to 2.56 V.

The resolution (LSB) of the ADC is a function of the number of binary bits in the converter. The ADC approximates the value of the input voltage using 2n steps, where n is the number of bits in the converter. Each step therefore represents VREF÷ 2n volts. In the case of the Fusion ADC configured for 12-bit operation, the LSB is 2.56 V / 4096 = 0.625 mV.

Finally, bandwidth is an indication of the maximum number of conversions the ADC can perform each second. The bandwidth of an ADC is constrained by its architecture and several key performance characteristics.



| ACMADDR [7:0] in Decimal | Name | Description | Associated Peripheral | | | | | | | |
|---|------------|--|--------------------------|--|--|--|--|--|--|--|
| 73 | MATCHREG1 | Match register bits 15:8 | RTC | | | | | | | |
| 74 | MATCHREG2 | Match register bits 23:16 | RTC | | | | | | | |
| 75 | MATCHREG3 | Match register bits 31:24 | RTC | | | | | | | |
| 76 | MATCHREG4 | Match register bits 39:32 | RTC | | | | | | | |
| 80 | MATCHBITS0 | Individual match bits 7:0 | RTC | | | | | | | |
| 81 | MATCHBITS1 | Individual match bits 15:8 | RTC | | | | | | | |
| 82 | MATCHBITS2 | Individual match bits 23:16 | RTC | | | | | | | |
| 83 | MATCHBITS3 | Individual match bits 31:24 | RTC | | | | | | | |
| 84 | MATCHBITS4 | Individual match bits 39:32 | RTC | | | | | | | |
| 88 | CTRL_STAT | Control (write) / Status (read) register bits 7:0 | RTC | | | | | | | |
| Note: ACMADDR bytes 1 to 40 pertain to the Analog Quads; bytes 64 to 89 pertain to the RTC. | | | | | | | | | | |

ACM Characteristics¹



Figure 2-97 • ACM Write Waveform



Figure 2-98 • ACM Read Waveform

^{1.} When addressing the RTC addresses (i.e., ACMADDR 64 to 89), there is no timing generator, and the rc_osc, byte_en, and aq_wen signals have no impact.



User I/Os

Introduction

Fusion devices feature a flexible I/O structure, supporting a range of mixed voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V) through a bank-selectable voltage. Table 2-68, Table 2-69, Table 2-70, and Table 2-71 on page 2-135 show the voltages and the compatible I/O standards. I/Os provide programmable slew rates, drive strengths, weak pull-up, and weak pull-down circuits. 3.3 V PCI and 3.3 V PCI-X are 5 V–tolerant. See the "5 V Input Tolerance" section on page 2-144 for possible implementations of 5 V tolerance.

All I/Os are in a known state during power-up, and any power-up sequence is allowed without current impact. Refer to the "I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)" section on page 3-5 for more information. In low power standby or sleep mode (VCC is OFF, VCC33A is ON, VCCI is ON) or when the resource is not used, digital inputs are tristated, digital outputs are tristated, and digital bibufs (input/output) are tristated.

I/O Tile

The Fusion I/O tile provides a flexible, programmable structure for implementing a large number of I/O standards. In addition, the registers available in the I/O tile in selected I/O banks can be used to support high-performance register inputs and outputs, with register enable if desired (Figure 2-99 on page 2-133). The registers can also be used to support the JESD-79C DDR standard within the I/O structure (see the "Double Data Rate (DDR) Support" section on page 2-139 for more information).

As depicted in Figure 2-100 on page 2-138, all I/O registers share one CLR port. The output register and output enable register share one CLK port. Refer to the "I/O Registers" section on page 2-138 for more information.

I/O Banks and I/O Standards Compatibility

The digital I/Os are grouped into I/O voltage banks. There are three digital I/O banks on the AFS090 and AFS250 devices and four digital I/O banks on the AFS600 and AFS1500 devices. Figure 2-113 on page 2-158 and Figure 2-114 on page 2-159 show the bank configuration by device. The north side of the I/O in the AFS600 and AFS1500 devices comprises two banks of Pro I/Os. The Pro I/Os support a wide number of voltage-referenced I/O standards in addition to the multitude of single-ended and differential I/O standards common throughout all Microsemi digital I/Os. Each I/O voltage bank has dedicated I/O supply and ground voltages (VCCI/GNDQ for input buffers and VCCI/GND for output buffers). Because of these dedicated supplies, only I/Os with compatible standards can be assigned to the same I/O voltage bank. Table 2-69 and Table 2-70 on page 2-134 show the required voltage compatibility values for each of these voltages.

For more information about I/O and global assignments to I/O banks, refer to the specific pin table of the device in the "Package Pin Assignments" on page 4-1 and the "User I/O Naming Convention" section on page 2-158.

Each Pro I/O bank is divided into minibanks. Any user I/O in a VREF minibank (a minibank is the region of scope of a VREF pin) can be configured as a VREF pin (Figure 2-99 on page 2-133). Only one VREF pin is needed to control the entire VREF minibank. The location and scope of the VREF minibanks can be determined by the I/O name. For details, see the "User I/O Naming Convention" section on page 2-158.

Table 2-70 on page 2-134 shows the I/O standards supported by Fusion devices and the corresponding voltage levels.

I/O standards are compatible if the following are true:

- Their VCCI values are identical.
- If both of the standards need a VREF, their VREF values must be identical (Pro I/O only).





Figure 2-114 • Naming Conventions of Fusion Devices with Four I/O Banks



| Table 2-103 • AC Waveforms, | Measuring F | Points, and Capacit | ive Loads |
|-----------------------------|--------------------|---------------------|-----------|
|-----------------------------|--------------------|---------------------|-----------|

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|-----------------|------------------------|
| 0 | 3.3 | 1.4 | - | 35 |

Note: *Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

Timing Characteristics

Table 2-104 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

| Drive Strength | Speed Grade | t _{DOUT} | t _{ne} | t _{DIN} | t _{PY} | tevs | t _{EOUT} | t _{zı} | t _{7H} | t _{1 7} | t _{H7} | tzis | t _{zus} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|------|-------------------|-----------------|-----------------|------------------|-----------------|-------|------------------|-------|
| 4 mA | Std. | 0.66 | 11.01 | 0.04 | 1.20 | 1.57 | 0.43 | 11.21 | 9.05 | 2.69 | 2.44 | 13.45 | 11.29 | ns |
| | -1 | 0.56 | 9.36 | 0.04 | 1.02 | 1.33 | 0.36 | 9.54 | 7.70 | 2.29 | 2.08 | 11.44 | 9.60 | ns |
| | -2 | 0.49 | 8.22 | 0.03 | 0.90 | 1.17 | 0.32 | 8.37 | 6.76 | 2.01 | 1.82 | 10.04 | 8.43 | ns |
| 8 mA | Std. | 0.66 | 7.86 | 0.04 | 1.20 | 1.57 | 0.43 | 8.01 | 6.44 | 3.04 | 3.06 | 10.24 | 8.68 | ns |
| | -1 | 0.56 | 6.69 | 0.04 | 1.02 | 1.33 | 0.36 | 6.81 | 5.48 | 2.58 | 2.61 | 8.71 | 7.38 | ns |
| | -2 | 0.49 | 5.87 | 0.03 | 0.90 | 1.17 | 0.32 | 5.98 | 4.81 | 2.27 | 2.29 | 7.65 | 6.48 | ns |
| 12 mA | Std. | 0.66 | 6.03 | 0.04 | 1.20 | 1.57 | 0.43 | 6.14 | 5.02 | 3.28 | 3.47 | 8.37 | 7.26 | ns |
| | -1 | 0.56 | 5.13 | 0.04 | 1.02 | 1.33 | 0.36 | 5.22 | 4.27 | 2.79 | 2.95 | 7.12 | 6.17 | ns |
| | -2 | 0.49 | 4.50 | 0.03 | 0.90 | 1.17 | 0.32 | 4.58 | 3.75 | 2.45 | 2.59 | 6.25 | 5.42 | ns |
| 16 mA | Std. | 0.66 | 5.62 | 0.04 | 1.20 | 1.57 | 0.43 | 5.72 | 4.72 | 3.32 | 3.58 | 7.96 | 6.96 | ns |
| | -1 | 0.56 | 4.78 | 0.04 | 1.02 | 1.33 | 0.36 | 4.87 | 4.02 | 2.83 | 3.04 | 6.77 | 5.92 | ns |
| | -2 | 0.49 | 4.20 | 0.03 | 0.90 | 1.17 | 0.32 | 4.27 | 3.53 | 2.48 | 2.67 | 5.94 | 5.20 | ns |
| 24 mA | Std. | 0.66 | 5.24 | 0.04 | 1.20 | 1.57 | 0.43 | 5.34 | 4.69 | 3.39 | 3.96 | 7.58 | 6.93 | ns |
| | -1 | 0.56 | 4.46 | 0.04 | 1.02 | 1.33 | 0.36 | 4.54 | 3.99 | 2.88 | 3.37 | 6.44 | 5.89 | ns |
| | -2 | 0.49 | 3.92 | 0.03 | 0.90 | 1.17 | 0.32 | 3.99 | 3.50 | 2.53 | 2.96 | 5.66 | 5.17 | ns |



Device Architecture

Table 2-113 • 2.5 V LVCMOS High Slew

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{zHS} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 4 mA | Std. | 0.60 | 8.82 | 0.04 | 1.51 | 1.66 | 0.43 | 8.13 | 8.82 | 2.72 | 2.29 | 10.37 | 11.05 | ns |
| | -1 | 0.51 | 7.50 | 0.04 | 1.29 | 1.41 | 0.36 | 6.92 | 7.50 | 2.31 | 1.95 | 8.82 | 9.40 | ns |
| | -2 | 0.45 | 6.58 | 0.03 | 1.13 | 1.24 | 0.32 | 6.07 | 6.58 | 2.03 | 1.71 | 7.74 | 8.25 | ns |
| 8 mA | Std. | 0.60 | 5.27 | 0.04 | 1.51 | 1.66 | 0.43 | 5.27 | 5.27 | 3.10 | 3.03 | 7.50 | 7.51 | ns |
| | –1 | 0.51 | 4.48 | 0.04 | 1.29 | 1.41 | 0.36 | 4.48 | 4.48 | 2.64 | 2.58 | 6.38 | 6.38 | ns |
| | -2 | 0.45 | 3.94 | 0.03 | 1.13 | 1.24 | 0.32 | 3.93 | 3.94 | 2.32 | 2.26 | 5.60 | 5.61 | ns |
| 12 mA | Std. | 0.66 | 3.74 | 0.04 | 1.51 | 1.66 | 0.43 | 3.81 | 3.49 | 3.37 | 3.49 | 6.05 | 5.73 | ns |
| | -1 | 0.56 | 3.18 | 0.04 | 1.29 | 1.41 | 0.36 | 3.24 | 2.97 | 2.86 | 2.97 | 5.15 | 4.87 | ns |
| | -2 | 0.49 | 2.80 | 0.03 | 1.13 | 1.24 | 0.32 | 2.85 | 2.61 | 2.51 | 2.61 | 4.52 | 4.28 | ns |
| 16 mA | Std. | 0.66 | 3.53 | 0.04 | 1.51 | 1.66 | 0.43 | 3.59 | 3.12 | 3.42 | 3.62 | 5.83 | 5.35 | ns |
| | –1 | 0.56 | 3.00 | 0.04 | 1.29 | 1.41 | 0.36 | 3.06 | 2.65 | 2.91 | 3.08 | 4.96 | 4.55 | ns |
| | -2 | 0.49 | 2.63 | 0.03 | 1.13 | 1.24 | 0.32 | 2.68 | 2.33 | 2.56 | 2.71 | 4.35 | 4.00 | ns |
| 24 mA | Std. | 0.66 | 3.26 | 0.04 | 1.51 | 1.66 | 0.43 | 3.32 | 2.48 | 3.49 | 4.11 | 5.56 | 4.72 | ns |
| | -1 | 0.56 | 2.77 | 0.04 | 1.29 | 1.41 | 0.36 | 2.83 | 2.11 | 2.97 | 3.49 | 4.73 | 4.01 | ns |
| | -2 | 0.49 | 2.44 | 0.03 | 1.13 | 1.24 | 0.32 | 2.48 | 1.85 | 2.61 | 3.07 | 4.15 | 3.52 | ns |

Timing Characteristics

Table 2-136 • 3.3 V PCI/PCI-X

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{zHS} | Units |
|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std. | 0.66 | 2.81 | 0.04 | 1.05 | 1.67 | 0.43 | 2.86 | 2.00 | 3.28 | 3.61 | 5.09 | 4.23 | ns |
| -1 | 0.56 | 2.39 | 0.04 | 0.89 | 1.42 | 0.36 | 2.43 | 1.70 | 2.79 | 3.07 | 4.33 | 3.60 | ns |
| -2 | 0.49 | 2.09 | 0.03 | 0.78 | 1.25 | 0.32 | 2.13 | 1.49 | 2.45 | 2.70 | 3.80 | 3.16 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-137 • 3.3 V PCI/PCI-X

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/Os

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{zHS} | Units |
|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std. | 0.66 | 2.68 | 0.04 | 0.86 | 0.43 | 2.73 | 1.95 | 3.21 | 3.58 | 4.97 | 4.19 | 0.66 | ns |
| -1 | 0.56 | 2.28 | 0.04 | 0.73 | 0.36 | 2.32 | 1.66 | 2.73 | 3.05 | 4.22 | 3.56 | 0.56 | ns |
| -2 | 0.49 | 2.00 | 0.03 | 0.65 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | 0.49 | ns |



Table 2-169 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) |
|---------------|----------------|----------------------|-----------------|
| 1.075 | 1.325 | Cross point | _ |

Note: *Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

Timing Characteristics

Table 2-170 • LVDS

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------|
| Std. | 0.66 | 2.10 | 0.04 | 1.82 | ns |
| -1 | 0.56 | 1.79 | 0.04 | 1.55 | ns |
| -2 | 0.49 | 1.57 | 0.03 | 1.36 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

BLVDS/M-LVDS

Bus LVDS (BLVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations can contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by BLVDS and M-LVDS to accommodate the loading. The driver requires series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus, since the driver can be located anywhere on the bus. These configurations can be implemented using TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-135. The input and output buffer delays are available in the LVDS section in Table 2-171.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case industrial operating conditions at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and $Z_{stub} = 50 \Omega$ (~1.5").



Figure 2-135 • BLVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers



| | QN180 | | | QN180 | | | | |
|------------|-----------------|-----------------|------------|-----------------|-----------------|--|--|--|
| Pin Number | AFS090 Function | AFS250 Function | Pin Number | AFS090 Function | AFS250 Function | | | |
| B9 | XTAL2 | XTAL2 | B45 | GBA2/IO31PDB1V0 | GBA2/IO40PDB1V0 | | | |
| B10 | GEA0/IO44NDB3V0 | GFA0/IO66NDB3V0 | B46 | GNDQ | GNDQ | | | |
| B11 | GEB2/IO42PDB3V0 | IO60NDB3V0 | B47 | GBA1/IO30RSB0V0 | GBA0/IO38RSB0V0 | | | |
| B12 | VCC | VCC | B48 | GBB1/IO28RSB0V0 | GBC1/IO35RSB0V0 | | | |
| B13 | VCCNVM | VCCNVM | B49 | VCC | VCC | | | |
| B14 | VCC15A | VCC15A | B50 | GBC0/IO25RSB0V0 | IO31RSB0V0 | | | |
| B15 | NCAP | NCAP | B51 | IO23RSB0V0 | IO28RSB0V0 | | | |
| B16 | VCC33N | VCC33N | B52 | IO20RSB0V0 | IO25RSB0V0 | | | |
| B17 | GNDAQ | GNDAQ | B53 | VCC | VCC | | | |
| B18 | AC0 | AC0 | B54 | IO11RSB0V0 | IO14RSB0V0 | | | |
| B19 | AT0 | AT0 | B55 | IO08RSB0V0 | IO11RSB0V0 | | | |
| B20 | AT1 | AT1 | B56 | GAC1/IO05RSB0V0 | IO08RSB0V0 | | | |
| B21 | AV1 | AV1 | B57 | VCCIB0 | VCCIB0 | | | |
| B22 | AC2 | AC2 | B58 | GAB0/IO02RSB0V0 | GAC0/IO04RSB0V0 | | | |
| B23 | ATRTN1 | ATRTN1 | B59 | GAA0/IO00RSB0V0 | GAA1/IO01RSB0V0 | | | |
| B24 | AG3 | AG3 | B60 | VCCPLA | VCCPLA | | | |
| B25 | AV3 | AV3 | C1 | NC | NC | | | |
| B26 | AG4 | AG4 | C2 | NC | VCCIB3 | | | |
| B27 | ATRTN2 | ATRTN2 | C3 | GND | GND | | | |
| B28 | NC | AC5 | C4 | NC | GFC2/IO69PPB3V0 | | | |
| B29 | VCC33A | VCC33A | C5 | GFC1/IO49PDB3V0 | GFC1/IO68PDB3V0 | | | |
| B30 | VAREF | VAREF | C6 | GFA0/IO47NPB3V0 | GFB0/IO67NPB3V0 | | | |
| B31 | PUB | PUB | C7 | VCCIB3 | NC | | | |
| B32 | PTEM | PTEM | C8 | GND | GND | | | |
| B33 | GNDNVM | GNDNVM | C9 | GEA1/IO44PDB3V0 | GFA1/IO66PDB3V0 | | | |
| B34 | VCC | VCC | C10 | GEA2/IO42NDB3V0 | GEC2/IO60PDB3V0 | | | |
| B35 | TCK | ТСК | C11 | NC | GEA2/IO58PSB3V0 | | | |
| B36 | TMS | TMS | C12 | NC | NC | | | |
| B37 | TRST | TRST | C13 | GND | GND | | | |
| B38 | GDB2/IO41PSB1V0 | GDA2/IO55PSB1V0 | C14 | NC | NC | | | |
| B39 | GDC0/IO38NDB1V0 | GDB0/IO53NDB1V0 | C15 | NC | NC | | | |
| B40 | VCCIB1 | VCCIB1 | C16 | GNDA | GNDA | | | |
| B41 | GCA1/IO36PDB1V0 | GCA1/IO49PDB1V0 | C17 | NC | NC | | | |
| B42 | GCC0/IO34NDB1V0 | GCC0/IO47NDB1V0 | C18 | NC | NC | | | |
| B43 | GCB2/IO33PSB1V0 | GBC2/IO42PSB1V0 | C19 | NC | NC | | | |
| B44 | VCC | VCC | C20 | NC | NC | | | |



| | PQ208 | | PQ208 | | | | | |
|---------------|-----------------|-----------------|---------------|-----------------|-----------------|--|--|--|
| Pin Number | AFS250 Function | AFS600 Function | Pin Number | AFS250 Function | AFS600 Function | | | |
| 1 | VCCPLA | VCCPLA | 38 | IO60NDB3V0 | GEB0/IO62NDB4V0 | | | |
| 2 | VCOMPLA | VCOMPLA | 39 | GND | GEA1/IO61PDB4V0 | | | |
| 3 | GNDQ | GAA2/IO85PDB4V0 | 40 | VCCIB3 | GEA0/IO61NDB4V0 | | | |
| 4 | VCCIB3 | IO85NDB4V0 | 41 | GEB2/IO59PDB3V0 | GEC2/IO60PDB4V0 | | | |
| 5 | GAA2/IO76PDB3V0 | GAB2/IO84PDB4V0 | 42 | IO59NDB3V0 | IO60NDB4V0 | | | |
| 6 | IO76NDB3V0 | IO84NDB4V0 | 43 | GEA2/IO58PDB3V0 | VCCIB4 | | | |
| 7 | GAB2/IO75PDB3V0 | GAC2/IO83PDB4V0 | 44 | IO58NDB3V0 | GNDQ | | | |
| 8 | IO75NDB3V0 | IO83NDB4V0 | 45 | VCC | VCC | | | |
| 9 | NC | IO77PDB4V0 | 45 | VCC | VCC | | | |
| 10 | NC | IO77NDB4V0 | 46 | VCCNVM | VCCNVM | | | |
| 11 | VCC | IO76PDB4V0 | 47 | GNDNVM | GNDNVM | | | |
| 12 | GND | IO76NDB4V0 | 48 | GND | GND | | | |
| 13 | VCCIB3 | VCC | 49 | VCC15A | VCC15A | | | |
| 14 | IO72PDB3V0 | GND | 50 | PCAP | PCAP | | | |
| 15 | IO72NDB3V0 | VCCIB4 | 51 | NCAP | NCAP | | | |
| 16 | GFA2/IO71PDB3V0 | GFA2/IO75PDB4V0 | 52 | VCC33PMP | VCC33PMP | | | |
| 17 | IO71NDB3V0 | IO75NDB4V0 | 53 | VCC33N | VCC33N | | | |
| 18 | GFB2/IO70PDB3V0 | GFC2/IO73PDB4V0 | 54 | GNDA | GNDA | | | |
| 19 | IO70NDB3V0 | IO73NDB4V0 | 55 | GNDAQ | GNDAQ | | | |
| 20 | GFC2/IO69PDB3V0 | VCCOSC | 56 | NC | AV0 | | | |
| 21 | IO69NDB3V0 | XTAL1 | 57 | NC | AC0 | | | |
| 22 | VCC | XTAL2 | 58 | NC | AG0 | | | |
| 23 | GND | GNDOSC | 59 | NC | AT0 | | | |
| 24 | VCCIB3 | GFC1/IO72PDB4V0 | 60 | NC | ATRTN0 | | | |
| 25 | GFC1/IO68PDB3V0 | GFC0/IO72NDB4V0 | 61 | NC | AT1 | | | |
| 26 | GFC0/IO68NDB3V0 | GFB1/IO71PDB4V0 | 62 | NC | AG1 | | | |
| 27 | GFB1/IO67PDB3V0 | GFB0/IO71NDB4V0 | 63 | NC | AC1 | | | |
| 28 | GFB0/IO67NDB3V0 | GFA1/IO70PDB4V0 | 64 | NC | AV1 | | | |
| 29 | VCCOSC | GFA0/IO70NDB4V0 | 65 | AV0 | AV2 | | | |
| 30 | XTAL1 | IO69PDB4V0 | 66 | AC0 | AC2 | | | |
| 31 | XTAL2 | IO69NDB4V0 | 67 | AG0 | AG2 | | | |
| 32 | GNDOSC | VCC | 68 | AT0 | AT2 | | | |
| 33 | GEB1/IO62PDB3V0 | GND | 69 | ATRTN0 | ATRTN1 | | | |
| 34 | GEB0/IO62NDB3V0 | VCCIB4 | 70 | AT1 | AT3 | | | |
| 35 | GEA1/IO61PDB3V0 | GEC1/IO63PDB4V0 | 71 | AG1 | AG3 | | | |
| 36 | GEA0/IO61NDB3V0 | GEC0/IO63NDB4V0 | 72 | AC1 | AC3 | | | |
| 37 | GEC2/IO60PDB3V0 | GEB1/IO62PDB4V0 | 73 | AV1 | AV3 | | | |



5 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each revision of the Fusion datasheet.

| Revision | Changes | Page | | | | |
|------------------------------|---|-----------------|--|--|--|--|
| Revision 6 (March 2014) | Note added for the discontinuance of QN108 and QN180 packages to the "Package I/Os: Single-/Double-Ended (Analog)" table and the "Temperature Grade Offerings" table (SAR 55113, PDN 1306). | II and IV | | | | |
| | Updated details about page programming time in the "Program Operation" section (SAR 49291). | 2-46 | | | | |
| | ADC_START changed to ADCSTART in the "ADC Operation" section (SAR 44104). | 2-104 | | | | |
| Revision 5 (January 2014) | Calibrated offset values (AFS090, AFS250) of the external temperature monitor in Table 2-49 • Analog Channel Specifications have been updated (SAR 51464). | 2-117 | | | | |
| | Specifications for the internal temperature monitor in Table 2-49 • Analog Channel Specifications have been updated (SAR 50870). | 2-117 | | | | |
| Revision 4 (January 2013) | The "Product Ordering Codes" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43177). | | | | | |
| | The note in Table 2-12 • Fusion CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42563). | | | | | |
| | Table 2-49 • Analog Channel Specifications was modified to update the uncalibrated offset values (AFS250) of the external and internal temperature monitors (SAR 43134). | | | | | |
| | In Table 2-57 • Prescaler Control Truth Table—AV ($x = 0$), AC ($x = 1$), and AT ($x = 3$), changed the column heading from 'Full-Scale Voltage' to 'Full Scale Voltage in 10-Bit Mode', and added and updated Notes as required (SAR 20812). | 2-130 | | | | |
| | The values for the Speed Grade (-1 and Std.) for FDDRIMAX (Table 2-180 • Input DDR Propagation Delays) and values for the Speed Grade (-2 and Std.) for FDDOMAX (Table 2-182 • Output DDR Propagation Delays) had been inadvertently interchanged. This has been rectified (SAR 38514). | 2-220, 2-222 | | | | |
| | Added description about what happens if a user connects VAREF to an external 3.3 V on their board to the "VAREF Analog Reference Voltage" section (SAR 35188). | 2-225 | | | | |
| | Added a note to Table 3-2 • Recommended Operating Conditions1 (SAR 43429): The programming temperature range supported is $T_{ambient} = 0^{\circ}C$ to 85°C. | 3-3 | | | | |
| | Added the Package Thermal details for AFS600-PQ208 and AFS250-PQ208 to Table 3-6 • Package Thermal Resistance (SAR 37816). Deleted the Die Size column from the table (SAR 43503). | 3-7 | | | | |
| | Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 42495). Live at Power-Up (LAPU) has been replaced with 'Instant On'. | NA | | | | |
| Revision 3 | Microblade U1AFS250 and U1AFS1500 devices were added to the product tables. | I – IV | | | | |
| (August 2012) | A sentence pertaining to the analog I/Os was added to the "Specifying I/O States During Programming" section (SAR 34831). | 1-9 | | | | |



| Revision | Changes | Page | | | |
|-----------------------------|---|-------|--|--|--|
| Advance v1.5 (continued) | This bullet was added to the "Integrated A/D Converter (ADC) and Analog I/O" section: ADC Accuracy is Better than 1% | Ι | | | |
| | In the "Integrated Analog Blocks and Analog I/Os" section, ±4 LSB was changed to 0.72. The following sentence was deleted: | 1-4 | | | |
| | The input range for voltage signals is from -12 V to $+12$ V with full-scale output values from 0.125 V to 16 V. | | | | |
| | In addition, 2°C was changed to 3°C: | | | | |
| | "One analog input in each quad can be connected to an external temperature monitor diode and achieves detection accuracy of ±3°C." | | | | |
| | The following sentence was deleted: | | | | |
| | The input range for voltage signals is from -12 V to $+12$ V with full-scale output values from 0.125 V to 16 V. | | | | |
| | The title of the datasheet changed from Actel Programmable System Chips to Actel Fusion Mixed Signal FPGAs. In addition, all instances of programmable system chip were changed to mixed signal FPGA. | | | | |
| Advance v1.4 (July 2008) | In Table 3-8 · Quiescent Supply Current Characteristics (IDDQ)1, footnote references were updated for I_{DC2} and I_{DC3} . | 3-11 | | | |
| Advance v1 2 | The "ADC Description" exertion was significantly undeted. Diseas review corefully | 2 102 | | | |
| (July 2008) | The ADC Description section was significantly updated. Please review carefully. | 2-102 | | | |
| Advance v1.2 | Table 2-25 • Flash Memory Block Timing was significantly updated. | 2-55 | | | |
| (May 2008) | The "V _{AREF} Analog Reference Voltage" pin description section was significantly update. Please review it carefully. | 2-226 | | | |
| | Table 2-45 • ADC Interface Timing was significantly updated. | 2-110 | | | |
| | Table 2-56 • Direct Analog Input Switch Control Truth Table—AV ($x = 0$), AC ($x = 1$), and AT ($x = 3$) was significantly updated. | 2-131 | | | |
| | The following sentence was deleted from the "Voltage Monitor" section: | 2-86 | | | |
| | The Analog Quad inputs are tolerant up to 12 V + 10%. | | | | |
| | The "180-Pin QFN" figure was updated. D1 to D4 are new and the figure was changed to bottom view. The note below the figure is new. | 3-3 | | | |
| Advance v1.1 | The following text was incorrect and therefore deleted: | 2-204 | | | |
| (May 2008) | VCC33A Analog Power Filter | | | | |
| | Analog power pin for the analog power supply low-pass filter. An external 100 pF capacitor should be connected between this pin and ground. | | | | |
| | There is still a description of V _{CC33A} on page 2-224. | | | | |