



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | -  |
| Number of Logic Elements/Cells | -  |
| Total RAM Bits                 | 110592   |
| Number of I/O                  | 172  |
| Number of Gates                | 600000   |
| Voltage - Supply               | 1.425V ~ 1.575V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 484-BGA  |
| Supplier Device Package        | 484-FPBGA (23x23)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/m1afs600-1fgg484 |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# CCC and PLL Characteristics

## **Timing Characteristics**

## Table 2-12 • Fusion CCC/PLL Specification

| Parameter  | Min.                        | Тур.             | Max.                         | Unit |
|--|-----------------------------|------------------|------------------------------|------|
| Clock Conditioning Circuitry Input Frequency fIN_CCC               | 1.5                         |                  | 350                          | MHz  |
| Clock Conditioning Circuitry Output Frequency f <sub>OUT_CCC</sub> | 0.75                        |                  | 350                          | MHz  |
| Delay Increments in Programmable Delay Blocks <sup>1, 2</sup>      |                             | 160 <sup>3</sup> |                              | ps   |
| Number of Programmable Values in Each Programmable<br>Delay Block  |                             |                  | 32                           |      |
| Input Period Jitter  |                             |                  | 1.5                          | ns   |
| CCC Output Peak-to-Peak Period Jitter F <sub>CCC_OUT</sub>         | Max Pea                     | k-to-Peak Po     | eriod Jitter                 |      |
|  | 1 Global<br>Network<br>Used |                  | 3 Global<br>Networks<br>Used |      |
| 0.75 MHz to 24 MHz   | 1.00%                       |                  | 1.00%                        |      |
| 24 MHz to 100 MHz  | 1.50%                       |                  | 1.50%                        |      |
| 100 MHz to 250 MHz   | 2.25%                       |                  | 2.25%                        |      |
| 250 MHz to 350 MHz   | 3.50%                       |                  | 3.50%                        |      |
| Acquisition Time LockControl = 0                                   |                             |                  | 300                          | μs   |
| LockControl = 1  |                             |                  | 6.0                          | ms   |
| Tracking Jitter <sup>4</sup> LockControl = 0                       |                             |                  | 1.6                          | ns   |
| LockControl = 1  |                             |                  | 0.8                          | ns   |
| Output Duty Cycle  | 48.5                        |                  | 51.5                         | %    |
| Delay Range in Block: Programmable Delay 1 <sup>1,2</sup>          | 0.6                         |                  | 5.56                         | ns   |
| Delay Range in Block: Programmable Delay 2 <sup>1, 2</sup>         | 0.025                       |                  | 5.56                         | ns   |
| Delay Range in Block: Fixed Delay <sup>1, 2</sup>                  |                             | 2.2              |                              | ns   |

Notes:

1. This delay is a function of voltage and temperature. See Table 3-7 on page 3-9 for deratings.

2.  $T_J = 25^{\circ}C$ , VCC = 1.5 V

3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.

4. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by period jitter parameter. The NGMUX macro is simplified to show the two clock options that have been selected by the GLMUXCFG[1:0] bits. Figure 2-25 illustrates the NGMUX macro. During design, the two clock sources are connected to CLK0 and CLK1 and are controlled by GLMUXSEL[1:0] to determine which signal is to be passed through the MUX.



## Figure 2-25 • NGMUX Macro

The sequence of switching between two clock sources (from CLK0 to CLK1) is as follows (Figure 2-26):

- GLMUXSEL[1:0] transitions to initiate a switch.
- GL drives one last complete CLK0 positive pulse (i.e., one rising edge followed by one falling edge).
- From that point, GL stays Low until the second rising edge of CLK1 occurs.
- At the second CLK1 rising edge, GL will begin to continuously deliver the CLK1 signal.
- Minimum t<sub>sw</sub> = 0.05 ns at 25°C (typical conditions)

For examples of NGMUX operation, refer to the Fusion FPGA Fabric User Guide.



Figure 2-26 • NGMUX Waveform



# Real-Time Counter (part of AB macro)

The RTC is a 40-bit loadable counter and used as the primary timekeeping element (Figure 2-29). The clock source, RTCCLK, must come from the CLKOUT signal of the crystal oscillator. The RTC can be configured to reset itself when a count value reaches the match value set in the Match Register.

The RTC is part of the Analog Block (AB) macro. The RTC is configured by the analog configuration MUX (ACM). Each address contains one byte of data. The circuitry in the RTC is powered by VCC33A, so the RTC can be used in standby mode when the 1.5 V supply is not present.



Figure 2-29 • RTC Block Diagram

| Signal Name     | Width | Direction | Function   |  |  |  |
|-----------------|-------|-----------|--|--|--|--|
| RTCCLK          | 1     | In        | Must come from CLKOUT of XTLOSC.   |  |  |  |
| RTCXTLMODE[1:0] | 2     | Out       | Controlled by xt_mode in CTRL_STAT. Signal must connect to the RTC_MODE signal in XTLOSC, as shown in Figure 2-27. |  |  |  |
| RTCXTLSEL       | 1     | Out       | Controlled by xtal_en from CTRL_STAT register. Signal must connect to RTC_MODE signal in XTLOSC in Figure 2-27.    |  |  |  |
| RTCMATCH        | 1     | Out       | Match signal for FPGA  |  |  |  |
|                 |       |           | 0 – Counter value does not equal the Match Register value.   |  |  |  |
|                 |       |           | 1 – Counter value equals the Match Register value.   |  |  |  |
| RTCPSMMATCH     | 1     | Out       | Same signal as RTCMATCH. Signal must connect to RTCPSMMATCH in<br>VRPSM, as shown in Figure 2-27.                  |  |  |  |

The 40-bit counter can be preloaded with an initial value as a starting point by the Counter Register. The count from the 40-bit counter can be read through the same set of address space. The count comes from a Read-Hold Register to avoid data changing during read. When the counter value equals the Match Register value, all Match Bits Register values will be 0xFFFFFFFFF. The RTCMATCH and RTCPSMMATCH signals will assert. The 40-bit counter can be configured to automatically reset to 0x000000000 when the counter value equals the Match Register value. The automatic reset does not apply if the Match Register value is 0x000000000. The RTCCLK has a prescaler to divide the clock by 128 before it is used for the 40-bit counter. Below is an example of how to calculate the OFF time.



## Table 2-16 • RTC Control/Status Register

| Bit | Name         | Description   | Default<br>Value |
|-----|--------------|---|------------------|
| 7   | rtc_rst      | RTC Reset   |                  |
|     |              | 1 – Resets the RTC  |                  |
|     |              | 0 – Deassert reset on after two ACM_CLK cycle.  |                  |
| 6   | cntr_en      | Counter Enable  | 0                |
|     |              | 1 – Enables the counter; rtc_rst must be deasserted as well. First counter increments after 64 RTCCLK positive edges.   |                  |
|     |              | 0 – Disables the crystal prescaler but does not reset the counter value. Counter value can only be updated when the counter is disabled.  |                  |
| 5   | vr_en_mat    | Voltage Regulator Enable on Match   | 0                |
|     |              | 1 – Enables RTCMATCH and RTCPSMMATCH to output 1 when the counter value equals the Match Register value. This enables the 1.5 V voltage regulator when RTCPSMMATCH connects to the RTCPSMMATCH signal in VRPSM.       |                  |
|     |              | 0 – RTCMATCH and RTCPSMMATCH output 0 at all times.   |                  |
| 4:3 | xt_mode[1:0] | Crystal Mode  | 00               |
|     |              | Controls RTCXTLMODE[1:0]. Connects to RTC_MODE signal in XTLOSC. XTL_MODE uses this value when xtal_en is 1. See the "Crystal Oscillator" section on page 2-20 for mode configuration.                                |                  |
| 2   | rst_cnt_omat | Reset Counter on Match  | 0                |
|     |              | 1 – Enables the sync clear of the counter when the counter value equals the Match Register value. The counter clears on the rising edge of the clock. If all the Match Registers are set to 0, the clear is disabled. |                  |
|     |              | 0 – Counter increments indefinitely   |                  |
| 1   | rstb_cnt     | Counter Reset, active Low   | 0                |
|     |              | 0 - Resets the 40-bit counter value   |                  |
| 0   | xtal_en      | Crystal Enable  | 0                |
|     |              | Controls RTCXTLSEL. Connects to SELMODE signal in XTLOSC.   |                  |
|     |              | 0 – XTLOSC enables control by FPGA_EN; xt_mode is not used. Sleep mode requires this bit to equal 0.  |                  |
|     |              | 1 – Enables XTLOSC, XTL_MODE control by xt_mode   |                  |
|     |              | Standby mode requires this bit to be set to 1.  |                  |
|     |              | See the "Crystal Oscillator" section on page 2-20 for further details on SELMODE configuration.   |                  |







#### Figure 2-31 • State Diagram for All Different Power Modes

When TRST is 1 or PUB is 0, the 1.5 V voltage regulator is always ON, putting the Fusion device in normal operation at all times. Therefore, when the JTAG port is not in reset, the Fusion device cannot enter sleep mode or standby mode.

To enter standby mode, the Fusion device must first power-up into normal operation. The RTC is enabled through the RTC Control/Status Register described in the "Real-Time Counter (part of AB macro)" section on page 2-33. A match value corresponding to the wake-up time is loaded into the Match Register. The 1.5 V voltage regulator is disabled by setting VRPU to 0 to allow the Fusion device to enter standby mode, when the 1.5 V supply is off but the RTC remains on.





Figure 2-60 • FIFO EMPTY Flag and AEMPTY Flag Assertion



The third part of the Analog Quad is called the Gate Driver Block, and its output pin is named AG. This section is used to drive an external FET. There are two modes available: a High Current Drive mode and a Current Source Control mode. Both negative and positive voltage polarities are available, and in the current source control mode, four different current levels are available.

The fourth section of the Analog Quad is called the Temperature Monitor Block, and its input pin name is AT. This block is similar to the Voltage Monitor Block, except that it has an additional function: it can be used to monitor the temperature of an external diode-connected transistor. It has a modified prescaler and is limited to positive voltages only.

The Analog Quad can be configured during design time by Libero SoC; however, the ACM can be used to change the parameters of any of these I/Os during runtime. This type of change is referred to as a context switch. The Analog Quad is a modular structure that is replicated to generate the analog I/O resources. Each Fusion device supports between 5 and 10 Analog Quads.

The analog pads are numbered to clearly identify both the type of pad (voltage, current, gate driver, or temperature pad) and its corresponding Analog Quad (AV0, AC0, AG0, AT0, AV1, ..., AC9, AG9, and AT9). There are three types of input pads (AVx, ACx, and ATx) and one type of analog output pad (AGx). Since there can be up to 10 Analog Quads on a device, there can be a maximum of 30 analog input pads and 10 analog output pads.



Figure 2-65 • Analog Quad

# Gate Driver

The Fusion Analog Quad includes a Gate Driver connected to the Quad's AG pin (Figure 2-74). Designed to work with external p- or n-channel MOSFETs, the Gate driver is a configurable current sink or source and requires an external pull-up or pull-down resistor. The AG supports 4 selectable gate drive levels: 1  $\mu$ A, 3  $\mu$ A, 10  $\mu$ A, and 30  $\mu$ A (Figure 2-75 on page 2-91). The AG also supports a High Current Drive mode in which it can sink 20 mA; in this mode the switching rate is approximately 1.3 MHz with 100 ns turn-on time and 600 ns turn-off time. Modeled on an open-drain-style output, it does not output a voltage level without an appropriate pull-up or pull-down resistor. If 1 V is forced on the drain, the current sinking/sourcing will exceed the ability of the transistor, and the device could be damaged.

The AG pad is turned on via the corresponding GDON*x* pin in the Analog Block macro, where *x* is the number of the corresponding Analog Quad for the AG pad to be enabled (GDON0 to GDON9).





The gate-to-source voltage ( $V_{gs}$ ) of the external MOSFET is limited to the programmable drive current times the external pull-up or pull-down resistor value (EQ 5).

$$V_{gs} \le I_g \times (R_{pullup} \text{ or } R_{pulldown})$$

EQ 5



Fusion uses a remote diode as a temperature sensor. The Fusion Temperature Monitor uses a differential input; the AT pin and ATRTN (AT Return) pin are the differential inputs to the Temperature Monitor. There is one Temperature Monitor in each Quad. A simplified block diagram is shown in Figure 2-77.



Figure 2-77 • Block Diagram for Temperature Monitor Circuit

The Fusion approach to measuring temperature is forcing two different currents through the diode with a ratio of 10:1. The switch that controls the different currents is controlled by the Temperature Monitor Strobe signal, TMSTB. Setting TMSTB to '1' will initiate a Temperature reading. The TMSTB should remain '1' until the ADC finishes sampling the voltage from the Temperature Monitor. The minimum sample time for the Temperature Monitor cannot be less than the minimum strobe high time minus the setup time. Figure 2-78 shows the timing diagram.





Note: When the IEEE 1149.1 Boundary Scan EXTEST instruction is executed, the AG pad drive strength ceases and becomes a 1 µA sink into the Fusion device.

## TUE – Total Unadjusted Error

TUE is a comprehensive specification that includes linearity errors, gain error, and offset error. It is the worst-case deviation from the ideal device performance. TUE is a static specification (Figure 2-87).



Figure 2-87 • Total Unadjusted Error (TUE)

# ADC Operation

Once the ADC has powered up and been released from reset, ADCRESET, the ADC will initiate a calibration routine designed to provide optimal ADC performance. The Fusion ADC offers a robust calibration scheme to reduce integrated offset and linearity errors. The offset and linearity errors of the main capacitor array are compensated for with an 8-bit calibration capacitor array. The offset/linearity error calibration is carried out in two ways. First, a power-up calibration is carried out when the ADC comes out of reset. This is initiated by the CALIBRATE output of the Analog Block macro and is a fixed number of ADC\_CLK cycles (3,840 cycles), as shown in Figure 2-89 on page 2-111. In this mode, the linearity and offset errors of the capacitors are calibrated.

To further compensate for drift and temperature-dependent effects, every conversion is followed by postcalibration of either the offset or a bit of the main capacitor array. The post-calibration ensures that, over time and with temperature, the ADC remains consistent.

After both calibration and the setting of the appropriate configurations, as explained above, the ADC is ready for operation. Setting the ADCSTART signal high for one clock period will initiate the sample and conversion of the analog signal on the channel as configured by CHNUMBER[4:0]. The status signals SAMPLE and BUSY will show when the ADC is sampling and converting (Figure 2-91 on page 2-112). Both SAMPLE and BUSY will initially go high. After the ADC has sampled and held the analog signal, SAMPLE will go low. After the entire operation has completed and the analog signal is converted, BUSY will go low and DATAVALID will go high. This indicates that the digital result is available on the RESULT[11:0] pins.

DATAVALID will remain high until a subsequent ADCSTART is issued. The DATAVALID goes low on the rising edge of SYSCLK as shown in Figure 2-90 on page 2-112. The RESULT signals will be kept constant until the ADC finishes the subsequent sample. The next sampled RESULT will be available when DATAVALID goes high again. It is ideal to read the RESULT when DATAVALID is '1'. The RESULT is latched and remains unchanged until the next DATAVLAID rising edge.

# **Timing Characteristics**

# Table 2-55 • Analog Configuration Multiplexer (ACM) TimingCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter               | Description  | -2    | -1    | Std.  | Units |
|-------------------------|--|-------|-------|-------|-------|
| t <sub>CLKQACM</sub>    | Clock-to-Q of the ACM                              | 19.73 | 22.48 | 26.42 | ns    |
| t <sub>SUDACM</sub>     | Data Setup time for the ACM                        | 4.39  | 5.00  | 5.88  | ns    |
| t <sub>HDACM</sub>      | Data Hold time for the ACM                         | 0.00  | 0.00  | 0.00  | ns    |
| t <sub>SUAACM</sub>     | Address Setup time for the ACM                     | 4.73  | 5.38  | 6.33  | ns    |
| t <sub>HAACM</sub>      | Address Hold time for the ACM                      | 0.00  | 0.00  | 0.00  | ns    |
| t <sub>SUEACM</sub>     | Enable Setup time for the ACM                      | 3.93  | 4.48  | 5.27  | ns    |
| t <sub>HEACM</sub>      | Enable Hold time for the ACM                       | 0.00  | 0.00  | 0.00  | ns    |
| t <sub>MPWARACM</sub>   | Asynchronous Reset Minimum Pulse Width for the ACM | 10.00 | 10.00 | 10.00 | ns    |
| t <sub>REMARACM</sub>   | Asynchronous Reset Removal time for the ACM        | 12.98 | 14.79 | 17.38 | ns    |
| t <sub>RECARACM</sub>   | Asynchronous Reset Recovery time for the ACM       | 12.98 | 14.79 | 17.38 | ns    |
| t <sub>MPWCLKACM</sub>  | Clock Minimum Pulse Width for the ACM              | 45.00 | 45.00 | 45.00 | ns    |
| t <sub>FMAXCLKACM</sub> | lock Maximum Frequency for the ACM                 | 10.00 | 10.00 | 10.00 | MHz   |



# **Electrostatic Discharge (ESD) Protection**

Fusion devices are tested per JEDEC Standard JESD22-A114-B.

Fusion devices contain clamp diodes at every I/O, global, and power pad. Clamp diodes protect all device pads against damage from ESD as well as from excessive voltage transients.

Each I/O has two clamp diodes. One diode has its positive (P) side connected to the pad and its negative (N) side connected to VCCI. The second diode has its P side connected to GND and its N side connected to the pad. During operation, these diodes are normally biased in the Off state, except when transient voltage is significantly above VCCI or below GND levels.

By selecting the appropriate I/O configuration, the diode is turned on or off. Refer to Table 2-75 and Table 2-76 on page 2-143 for more information about I/O standards and the clamp diode.

The second diode is always connected to the pad, regardless of the I/O configuration selected.

|   | Clamp Diode     |                 | Hot Insertion   |                 | 5 V Input Tolerance <sup>1</sup> |                  | Input     | Output   |
|---|-----------------|-----------------|-----------------|-----------------|----------------------------------|------------------|-----------|----------|
| I/O Assignment  | Standard<br>I/O | Advanced<br>I/O | Standard<br>I/O | Advanced<br>I/O | Standard<br>I/O                  | Advanced<br>I/O  | Buffer    | Buffer   |
| 3.3 V LVTTL/LVCMOS  | No              | Yes             | Yes             | No              | Yes <sup>1</sup>                 | Yes <sup>1</sup> | Enabled/I | Disabled |
| 3.3 V PCI, 3.3 V PCI-X                                      | N/A             | Yes             | N/A             | No              | N/A                              | Yes <sup>1</sup> | Enabled/I | Disabled |
| LVCMOS 2.5 V  | No              | Yes             | Yes             | No              | No                               | No               | Enabled/I | Disabled |
| LVCMOS 2.5 V / 5.0 V  | N/A             | Yes             | N/A             | No              | N/A                              | Yes <sup>2</sup> | Enabled/I | Disabled |
| LVCMOS 1.8 V  | No              | Yes             | Yes             | No              | No                               | No               | Enabled/I | Disabled |
| LVCMOS 1.5 V  | No              | Yes             | Yes             | No              | No                               | No               | Enabled/I | Disabled |
| Differential,<br>LVDS/BLVDS/M-<br>LVDS/ LVPECL <sup>3</sup> | N/A             | Yes             | N/A             | No              | N/A                              | No               | Enabled/I | Disabled |

Table 2-75 • Fusion Standard and Advanced I/O – Hot-Swap and 5 V Input Tolerance Capabilities

Notes:

1. Can be implemented with an external IDT bus switch, resistor divider, or Zener with resistor.

2. Can be implemented with an external resistor and an internal clamp diode.

3. Bidirectional LVPECL buffers are not supported. I/Os can be configured as either input buffers or output buffers.

#### Table 2-76 • Fusion Pro I/O – Hot-Swap and 5 V Input Tolerance Capabilities

| I/O Assignment                                      | Clamp<br>Diode | Hot<br>Insertion | 5 V Input<br>Tolerance | Input Buffer     | Output Buffer |
|---|----------------|------------------|------------------------|------------------|---------------|
| 3.3 V LVTTL/LVCMOS                                  | No             | Yes              | Yes <sup>1</sup>       | Enabled          | l/Disabled    |
| 3.3 V PCI, 3.3 V PCI-X                              | Yes            | No               | Yes <sup>1</sup>       | Enabled/Disabled |               |
| LVCMOS 2.5 V <sup>3</sup>                           | No             | Yes              | No                     | Enabled/Disabled |               |
| LVCMOS 2.5 V / 5.0 V <sup>3</sup>                   | Yes            | No               | Yes <sup>2</sup>       | Enabled/Disabled |               |
| LVCMOS 1.8 V  | No             | Yes              | No                     | Enabled/Disabled |               |
| LVCMOS 1.5 V  | No             | Yes              | No                     | Enabled/Disabled |               |
| Voltage-Referenced Input Buffer                     | No             | Yes              | No                     | Enabled/Disabled |               |
| Differential, LVDS/BLVDS/M-LVDS/LVPECL <sup>4</sup> | No             | Yes              | No                     | Enabled          | l/Disabled    |

Notes:

1. Can be implemented with an external IDT bus switch, resistor divider, or Zener with resistor.

- 2. Can be implemented with an external resistor and an internal clamp diode.
- 3. In the SmartGen, FlashROM, Flash Memory System Builder, and Analog System Builder User Guide, select the LVCMOS5 macro for the LVCMOS 2.5 V / 5.0 V I/O standard or the LVCMOS25 macro for the LVCMOS 2.5 V / 0 standard.

4. Bidirectional LVPECL buffers are not supported. I/Os can be configured as either input buffers or output buffers.



# Table 2-85 • Fusion Pro I/O Attributes vs. I/O Standard Applications

| I/O Standards        | SLEW (output only) | OUT_DRIVE (output only) | SKEW (all macros with OE) | RES_PULL | OUT_LOAD (output only) | COMBINE_REGISTER | IN_DELAY (input only) | IN_DELAY_VAL (input only) | SCHMITT_TRIGGER (input only) | HOT_SWAPPABLE |
|----------------------|--------------------|-------------------------|---------------------------|----------|------------------------|------------------|-----------------------|---------------------------|------------------------------|---------------|
| LVTTL/LVCMOS 3.3 V   | 3                  | 3                       | 3                         | 3        | 3                      | 3                | 3                     | 3                         | 3                            | 3             |
| LVCMOS 2.5 V         | 3                  | 3                       | 3                         | 3        | 3                      | 3                | 3                     | 3                         | 3                            | 3             |
| LVCMOS 2.5/5.0 V     | 3                  | 3                       | 3                         | 3        | 3                      | 3                | 3                     | 3                         | 3                            | 3             |
| LVCMOS 1.8 V         | 3                  | 3                       | 3                         | 3        | 3                      | 3                | 3                     | 3                         | 3                            | 3             |
| LVCMOS 1.5 V         | 3                  | 3                       | 3                         | 3        | 3                      | 3                | 3                     | 3                         | 3                            | 3             |
| PCI (3.3 V)          |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              |               |
| PCI-X (3.3 V)        | 3                  |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              |               |
| GTL+ (3.3 V)         |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| GTL+ (2.5 V)         |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| GTL (3.3 V)          |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| GTL (2.5 V)          |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| HSTL Class I         |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| HSTL Class II        |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| SSTL2 Class I and II |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| SSTL3 Class I and II |                    |                         | 3                         |          | 3                      | 3                | 3                     | 3                         |                              | 3             |
| LVDS, BLVDS, M-LVDS  |                    |                         | 3                         |          |                        | 3                | 3                     | 3                         |                              | 3             |
| LVPECL               |                    |                         |                           |          |                        | 3                | 3                     | 3                         |                              | 3             |

# Summary of I/O Timing Characteristics – Default I/O Software Settings

# Table 2-90 • Summary of AC Measuring Points Applicable to All I/O Bank Types

| Standard                   | Input Reference Voltage<br>(VREF_TYP) | Board Termination Voltage<br>(VTT_REF) | Measuring Trip Point<br>(Vtrip)         |
|----------------------------|---------------------------------------|--|---|
| 3.3 V LVTTL / 3.3 V LVCMOS | _                                     | -                                      | 1.4 V                                   |
| 2.5 V LVCMOS               | _                                     | -                                      | 1.2 V                                   |
| 1.8 V LVCMOS               | -                                     | -                                      | 0.90 V                                  |
| 1.5 V LVCMOS               | _                                     | -                                      | 0.75 V                                  |
| 3.3 V PCI                  | _                                     | _                                      | 0.285 * VCCI (RR)<br>0.615 * VCCI (FF)) |
| 3.3 V PCI-X                | _                                     | _                                      | 0.285 * VCCI (RR)<br>0.615 * VCCI (FF)  |
| 3.3 V GTL                  | 0.8 V                                 | 1.2 V                                  | VREF                                    |
| 2.5 V GTL                  | 0.8 V                                 | 1.2 V                                  | VREF                                    |
| 3.3 V GTL+                 | 1.0 V                                 | 1.5 V                                  | VREF                                    |
| 2.5 V GTL+                 | 1.0 V                                 | 1.5 V                                  | VREF                                    |
| HSTL (I)                   | 0.75 V                                | 0.75 V                                 | VREF                                    |
| HSTL (II)                  | 0.75 V                                | 0.75 V                                 | VREF                                    |
| SSTL2 (I)                  | 1.25 V                                | 1.25 V                                 | VREF                                    |
| SSTL2 (II)                 | 1.25 V                                | 1.25 V                                 | VREF                                    |
| SSTL3 (I)                  | 1.5 V                                 | 1.485 V                                | VREF                                    |
| SSTL3 (II)                 | 1.5 V                                 | 1.485 V                                | VREF                                    |
| LVDS                       | -                                     | -                                      | Cross point                             |
| LVPECL                     | -                                     | -                                      | Cross point                             |

## Table 2-91 • I/O AC Parameter Definitions

| Parameter         | Definition  |
|-------------------|---|
| t <sub>DP</sub>   | Data to Pad delay through the Output Buffer                                 |
| t <sub>PY</sub>   | Pad to Data delay through the Input Buffer with Schmitt trigger disabled    |
| t <sub>DOUT</sub> | Data to Output Buffer delay through the I/O interface                       |
| t <sub>EOUT</sub> | Enable to Output Buffer Tristate Control delay through the I/O interface    |
| t <sub>DIN</sub>  | Input Buffer to Data delay through the I/O interface                        |
| t <sub>PYS</sub>  | Pad to Data delay through the Input Buffer with Schmitt trigger enabled     |
| t <sub>HZ</sub>   | Enable to Pad delay through the Output Buffer—High to Z                     |
| t <sub>ZH</sub>   | Enable to Pad delay through the Output Buffer—Z to High                     |
| t <sub>LZ</sub>   | Enable to Pad delay through the Output Buffer—Low to Z                      |
| t <sub>ZL</sub>   | Enable to Pad delay through the Output Buffer—Z to Low                      |
| t <sub>ZHS</sub>  | Enable to Pad delay through the Output Buffer with delayed enable—Z to High |
| t <sub>ZLS</sub>  | Enable to Pad delay through the Output Buffer with delayed enable—Z to Low  |



#### Table 2-98 • I/O Short Currents IOSH/IOSL (continued)

|                                  | Drive Strength                 | IOSH (mA)* | IOSL (mA)* |
|----------------------------------|--------------------------------|------------|------------|
| 2.5 V LVCMOS                     | 2 mA                           | 16         | 18         |
|                                  | 4 mA                           | 16         | 18         |
|                                  | 6 mA                           | 32         | 37         |
|                                  | 8 mA                           | 32         | 37         |
|                                  | 12 mA                          | 65         | 74         |
|                                  | 16 mA                          | 83         | 87         |
|                                  | 24 mA                          | 169        | 124        |
| 1.8 V LVCMOS                     | 2 mA                           | 9          | 11         |
|                                  | 4 mA                           | 17         | 22         |
|                                  | 6 mA                           | 35         | 44         |
|                                  | 8 mA                           | 45         | 51         |
|                                  | 12 mA                          | 91         | 74         |
|                                  | 16 mA                          | 91         | 74         |
| 1.5 V LVCMOS                     | 2 mA                           | 13         | 16         |
|                                  | 4 mA                           | 25         | 33         |
|                                  | 6 mA                           | 32         | 39         |
|                                  | 8 mA                           | 66         | 55         |
|                                  | 12 mA                          | 66         | 55         |
| 3.3 V PCI/PCI-X                  | Per PCI/PCI-X<br>specification | 103        | 109        |
| Applicable to Standard I/O Banks |                                |            |            |
| 3.3 V LVTTL / 3.3 V LVCMOS       | 2 mA                           | 25         | 27         |
|                                  | 4 mA                           | 25         | 27         |
|                                  | 6 mA                           | 51         | 54         |
|                                  | 8 mA                           | 51         | 54         |
| 2.5 V LVCMOS                     | 2 mA                           | 16         | 18         |
|                                  | 4 mA                           | 16         | 18         |
|                                  | 6 mA                           | 32         | 37         |
|                                  | 8 mA                           | 32         | 37         |
| 1.8 V LVCMOS                     | 2 mA                           | 9          | 11         |
|                                  | 4 mA                           | 17         | 22         |
| 1.5 V LVCMOS                     | 2 mA                           | 13         | 16         |

*Note:*  $^{*}T_{J} = 100^{\circ}C$ 

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 36 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

## Table 2-122 • 1.8 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/Os

| Drive<br>Strength | Speed<br>Grade  | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
|-------------------|-----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA              | Std.            | 0.66              | 15.53           | 0.04             | 1.31            | 0.43              | 14.11           | 15.53           | 2.78            | 1.60            | 16.35            | 17.77            | ns    |
|                   | -1              | 0.56              | 13.21           | 0.04             | 1.11            | 0.36              | 12.01           | 13.21           | 2.36            | 1.36            | 13.91            | 15.11            | ns    |
|                   | -2 <sup>2</sup> | 0.49              | 11.60           | 0.03             | 0.98            | 0.32              | 10.54           | 11.60           | 2.07            | 1.19            | 12.21            | 13.27            | ns    |
| 4 mA              | Std.            | 0.66              | 10.48           | 0.04             | 1.31            | 0.43              | 10.41           | 10.48           | 3.23            | 2.73            | 12.65            | 12.71            | ns    |
|                   | -1              | 0.56              | 8.91            | 0.04             | 1.11            | 0.36              | 8.86            | 8.91            | 2.75            | 2.33            | 10.76            | 10.81            | ns    |
|                   | -2              | 0.49              | 7.82            | 0.03             | 0.98            | 0.32              | 7.77            | 7.82            | 2.41            | 2.04            | 9.44             | 9.49             | ns    |
| 8 mA              | Std.            | 0.66              | 8.05            | 0.04             | 1.31            | 0.43              | 8.20            | 7.84            | 3.54            | 3.27            | 10.43            | 10.08            | ns    |
|                   | -1              | 0.56              | 6.85            | 0.04             | 1.11            | 0.36              | 6.97            | 6.67            | 3.01            | 2.78            | 8.88             | 8.57             | ns    |
|                   | -2              | 0.49              | 6.01            | 0.03             | 0.98            | 0.32              | 6.12            | 5.86            | 2.64            | 2.44            | 7.79             | 7.53             | ns    |
| 12 mA             | Std.            | 0.66              | 7.50            | 0.04             | 1.31            | 0.43              | 7.64            | 7.30            | 3.61            | 3.41            | 9.88             | 9.53             | ns    |
|                   | -1              | 0.56              | 6.38            | 0.04             | 1.11            | 0.36              | 6.50            | 6.21            | 3.07            | 2.90            | 8.40             | 8.11             | ns    |
|                   | -2              | 0.49              | 5.60            | 0.03             | 0.98            | 0.32              | 5.71            | 5.45            | 2.69            | 2.55            | 7.38             | 7.12             | ns    |
| 16 mA             | Std.            | 0.66              | 7.29            | 0.04             | 1.31            | 0.43              | 7.23            | 7.29            | 3.71            | 3.95            | 9.47             | 9.53             | ns    |
|                   | -1              | 0.56              | 6.20            | 0.04             | 1.11            | 0.36              | 6.15            | 6.20            | 3.15            | 3.36            | 8.06             | 8.11             | ns    |
|                   | -2              | 0.49              | 5.45            | 0.03             | 0.98            | 0.32              | 5.40            | 5.45            | 2.77            | 2.95            | 7.07             | 7.12             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



## Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

Figure 2-138 • Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear



## **IEEE 1532 Characteristics**

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/Os" section on page 2-132 for more details.

#### **Timing Characteristics**

#### Table 2-186 • JTAG 1532

Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

| Parameter            | Description                 | -2    | -1    | Std.  | Units |
|----------------------|-----------------------------|-------|-------|-------|-------|
| t <sub>DISU</sub>    | Test Data Input Setup Time  | 0.50  | 0.57  | 0.67  | ns    |
| t <sub>DIHD</sub>    | Test Data Input Hold Time   | 1.00  | 1.13  | 1.33  | ns    |
| t <sub>TMSSU</sub>   | Test Mode Select Setup Time | 0.50  | 0.57  | 0.67  | ns    |
| t <sub>TMDHD</sub>   | Test Mode Select Hold Time  | 1.00  | 1.13  | 1.33  | ns    |
| t <sub>TCK2Q</sub>   | Clock to Q (data out)       | 6.00  | 6.80  | 8.00  | ns    |
| t <sub>RSTB2Q</sub>  | Reset to Q (data out)       | 20.00 | 22.67 | 26.67 | ns    |
| F <sub>TCKMAX</sub>  | TCK Maximum Frequency       | 25.00 | 22.00 | 19.00 | MHz   |
| t <sub>TRSTREM</sub> | ResetB Removal Time         | 0.00  | 0.00  | 0.00  | ns    |
| t <sub>TRSTREC</sub> | ResetB Recovery Time        | 0.20  | 0.23  | 0.27  | ns    |
| t <sub>TRSTMPW</sub> | ResetB Minimum Pulse        | TBD   | TBD   | TBD   | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

| Parameter          | Description                      | Conditions   | Temp.                  | Min | Тур  | Мах | Unit |
|--------------------|----------------------------------|--|------------------------|-----|------|-----|------|
| ICC <sup>1</sup>   | 1.5 V quiescent current          | Operational standby <sup>4</sup> ,   | T <sub>J</sub> = 25°C  |     | 5    | 7.5 | mA   |
|                    |                                  | VCC = 1.575 V  | T <sub>J</sub> = 85°C  |     | 6.5  | 20  | mA   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 14   | 48  | mA   |
|                    |                                  | Standby mode <sup>5</sup> or Sleep<br>mode <sup>6</sup> , V <sub>CC</sub> = 0 V  |                        |     | 0    | 0   | μA   |
| ICC33 <sup>2</sup> | 3.3 V analog supplies<br>current | Operational standby <sup>4</sup> ,<br>VCC33 = 3.63 V                             | T <sub>J</sub> = 25°C  |     | 9.8  | 12  | mA   |
|                    |                                  |  | T <sub>J</sub> = 85°C  |     | 9.8  | 12  | mA   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 10.7 | 15  | mA   |
|                    |                                  | Operational standby, only<br>Analog Quad and –3.3 V<br>output ON, VCC33 = 3.63 V | T <sub>J</sub> = 25°C  |     | 0.30 | 2   | mA   |
|                    |                                  |  | T <sub>J</sub> = 85°C  |     | 0.30 | 2   | mA   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 0.45 | 2   | mA   |
|                    |                                  | Standby mode <sup>5</sup> ,<br>VCC33 = 3.63 V                                    | T <sub>J</sub> = 25°C  |     | 2.9  | 2.9 | mA   |
|                    |                                  |  | T <sub>J</sub> = 85°C  |     | 2.9  | 3.0 | mA   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 3.5  | 6   | mA   |
|                    |                                  | Sleep mode <sup>6</sup> , VCC33 = 3.63 V   | T <sub>J</sub> = 25°C  |     | 17   | 18  | μΑ   |
|                    |                                  |  | T <sub>J</sub> = 85°C  |     | 18   | 20  | μΑ   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 24   | 25  | μA   |
| ICCI <sup>3</sup>  | I/O quiescent current            | Operational standby <sup>6</sup> ,   | T <sub>J</sub> = 25°C  |     | 260  | 437 | μΑ   |
|                    |                                  | VCCIX = 3.03 V   | T <sub>J</sub> = 85°C  |     | 260  | 437 | μΑ   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 260  | 437 | μA   |
| IJTAG              | JTAG I/O quiescent current       | Operational standby <sup>4</sup> ,   | T <sub>J</sub> = 25°C  |     | 80   | 100 | μΑ   |
|                    |                                  | VJTAG = 3.63 V   | T <sub>J</sub> = 85°C  |     | 80   | 100 | μA   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 80   | 100 | μA   |
|                    |                                  | Standby mode <sup>5</sup> or Sleep<br>mode <sup>6</sup> , VJTAG = 0 V            |                        |     | 0    | 0   | μA   |
| IPP                | Programming supply<br>current    | Non-programming mode,<br>VPUMP = 3.63 V  | T <sub>J</sub> = 25°C  |     | 37   | 80  | μA   |
|                    |                                  |  | T <sub>J</sub> = 85°C  |     | 37   | 80  | μA   |
|                    |                                  |  | T <sub>J</sub> = 100°C |     | 80   | 100 | μA   |
|                    |                                  | Standby mode <sup>5</sup> or Sleep<br>mode <sup>6</sup> , VPUMP = 0 V            |                        |     | 0    | 0   | μA   |

Notes:

1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, and ICCI2.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.



# *Table 3-13* • Summary of I/O Output Buffer Power (per pin)—Default I/O Software Settings<sup>1</sup> (continued)

|                                  | C <sub>LOAD</sub> (pF) | VCCI (V) | Static Power<br>PDC8 (mW) <sup>2</sup> | Dynamic Power<br>PAC10 (µW/MHz) <sup>3</sup> |  |  |  |
|----------------------------------|------------------------|----------|--|--|--|--|--|
| Differential                     |                        |          |  | •  |  |  |  |
| LVDS                             | -                      | 2.5      | 7.74                                   | 88.92  |  |  |  |
| LVPECL                           | _                      | 3.3      | 19.54                                  | 166.52                                       |  |  |  |
| Applicable to Standard I/O Banks |                        |          |  |  |  |  |  |
| Single-Ended                     |                        |          |  |  |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS       | 35                     | 3.3      | -                                      | 431.08                                       |  |  |  |
| 2.5 V LVCMOS                     | 35                     | 2.5      | -                                      | 247.36                                       |  |  |  |
| 1.8 V LVCMOS                     | 35                     | 1.8      | -                                      | 128.46                                       |  |  |  |
| 1.5 V LVCMOS (JESD8-11)          | 35                     | 1.5      | -                                      | 89.46  |  |  |  |

Notes:

1. Dynamic power consumption is given for standard load and software-default drive strength and output slew.

2. PDC8 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCC and VCCI.