



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	110592
Number of I/O	172
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1afs600-2fg484

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Fusion Device Family Overview

With Fusion, Microsemi also introduces the Analog Quad I/O structure (Figure 1-1). Each quad consists of three analog inputs and one gate driver. Each quad can be configured in various built-in circuit combinations, such as three prescaler circuits, three digital input circuits, a current monitor circuit, or a temperature monitor circuit. Each prescaler has multiple scaling factors programmed by FPGA signals to support a large range of analog inputs with positive or negative polarity. When the current monitor circuit is selected, two adjacent analog inputs measure the voltage drop across a small external sense resistor. For more information, refer to the "Analog System Characteristics" section on page 2-117. Built-in operational amplifiers amplify small voltage signals for accurate current measurement. One analog input in each quad can be connected to an external temperature monitor diode. In addition to the external temperature monitor diode(s), a Fusion device can monitor an internal temperature diode using dedicated channel 31 of the ADCMUX.

Figure 1-1 on page 1-5 illustrates a typical use of the Analog Quad I/O structure. The Analog Quad shown is configured to monitor and control an external power supply. The AV pad measures the source of the power supply. The AC pad measures the voltage drop across an external sense resistor to calculate current. The AG MOSFET gate driver pad turns the external MOSFET on and off. The AT pad measures the load-side voltage level.



Figure 1-1 • Analog Quad



Figure 2-10 • Very-Long-Line Resources



RAM512X18 Description

Figure 2-49 • RAM512X18

Modes of Operation

There are two read modes and one write mode:

- Read Nonpipelined (synchronous—1 clock edge): In the standard read mode, new data is driven
 onto the RD bus in the same clock cycle following RA and REN valid. The read address is
 registered on the read port clock active edge, and data appears at RD after the RAM access time.
 Setting PIPE to OFF enables this mode.
- Read Pipelined (synchronous—2 clock edges): The pipelined mode incurs an additional clock delay from the address to the data but enables operation at a much higher frequency. The read address is registered on the read port active clock edge, and the read data is registered and appears at RD after the second read clock edge. Setting PIPE to ON enables this mode.
- Write (synchronous—1 clock edge): On the write clock active edge, the write data is written into the SRAM at the write address when WEN is High. The setup times of the write address, write enables, and write data are minimal with respect to the write clock. Write and read transfers are described with timing requirements in the "SRAM Characteristics" section on page 2-63 and the "FIFO Characteristics" section on page 2-72.

RAM Initialization

Each SRAM block can be individually initialized on power-up by means of the JTAG port using the UJTAG mechanism (refer to the "JTAG IEEE 1532" section on page 2-229 and the *Fusion SRAM/FIFO Blocks* application note). The shift register for a target block can be selected and loaded with the proper bit configuration to enable serial loading. The 4,608 bits of data can be loaded in a single operation.



Device Architecture

Table 2-32 • RAM512X18

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{AS}	Address setup time	0.25	0.28	0.33	ns
t _{AH}	Address hold time	0.00	0.00	0.00	ns
t _{ENS}	REN, WEN setup time	0.09	0.10	0.12	ns
t _{ENH}	REN, WEN hold time	0.06	0.07	0.08	ns
t _{DS}	Input data (WD) setup time	0.18	0.21	0.25	ns
t _{DH}	Input data (WD) hold time	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to new data valid on RD (output retained)	2.16	2.46	2.89	ns
t _{CKQ2}	Clock High to new data valid on RD (pipelined)	0.90	1.02	1.20	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge	0.50	0.43	0.38	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address—Applicable to Opening Edge	0.59	0.50	0.44	ns
+ 1	RESET Low to data out Low on RD (flow-through)	0.92	1.05	1.23	ns
t _{RSTBQ} 1	RESET Low to data out Low on RD (pipelined)	0.92	1.05	1.23	ns
t _{REMRSTB}	RESET removal	0.29	0.33	0.38	ns
t _{RECRSTB}	RESET recovery	1.50	1.71	2.01	ns
t _{MPWRSTB}	RESET minimum pulse width	0.21	0.24	0.29	ns
t _{CYC}	Clock cycle time	3.23	3.68	4.32	ns
F _{MAX}	Maximum frequency	310	272	231	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

2. For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Analog MUX Channel	Signal	Analog Quad Number
16	AV5	
17	AC5	Analog Quad 5
18	AT5	
19	AV6	
20	AC6	Analog Quad 6
21	AT6	
22	AV7	
23	AC7	Analog Quad 7
24	AT7	
25	AV8	
26	AC8	Analog Quad 8
27	AT8	
28	AV9	
29	AC9	Analog Quad 9
30	AT9	
31	Internal temperature monitor	

Table 2-40 • Analog MUX Channels (continued)

The ADC can be powered down independently of the FPGA core, as an additional control or for powersaving considerations, via the PWRDWN pin of the Analog Block. The PWRDWN pin controls only the comparators in the ADC.

ADC Modes

The Fusion ADC can be configured to operate in 8-, 10-, or 12-bit modes, power-down after conversion, and dynamic calibration. This is controlled by MODE[3:0], as defined in Table 2-41 on page 2-106.

The output of the ADC is the RESULT[11:0] signal. In 8-bit mode, the Most Significant 8 Bits RESULT[11:4] are used as the ADC value and the Least Significant 4 Bits RESULT[3:0] are logical '0's. In 10-bit mode, RESULT[11:2] are used the ADC value and RESULT[1:0] are logical 0s.

Name	Bits	Function	
MODE	3	0 – Internal calibration after every conversion; two ADCCLK cycles are used after the conversion.	
		1 – No calibration after every conversion	
MODE	2	0 – Power-down after conversion	
		1 – No Power-down after conversion	
MODE	1:0	00 – 10-bit	
		01 – 12-bit	
		10 – 8-bit	
		11 – Unused	



Analog System Characteristics

Table 2-49 • Analog Channel Specifications

Commercial Temperature Range Conditions, T_J = 85°C (unless noted otherwise), Typical: VCC33A = 3.3 V, VCC = 1.5 V

Parameter	Description	Condition	Min.	Тур.	Max.	Units
Voltage Monit	tor Using Analog Pads AV,	AC and AT (using prescaler)			1	
	Input Voltage (Prescaler)	Refer to Table 3-2 on page 3-3				
VINAP	Uncalibrated Gain and Offset Errors	Refer to Table 2-51 on page 2-122				
	Calibrated Gain and Offset Errors	Refer to Table 2-52 on page 2-123				
	Bandwidth1				100	KHz
	Input Resistance	Refer to Table 3-3 on page 3-4				
	Scaling Factor	Prescaler modes (Table 2-57 on page 2-130)				
	Sample Time		10			μs
Current Moni	tor Using Analog Pads AV	and AC				
VRSM ¹	Maximum Differential Input Voltage				VAREF / 10	mV
	Resolution	Refer to "Current Monitor" section				
	Common Mode Range				- 10.5 to +12	V
CMRR	Common Mode Rejection Ratio	DC – 1 KHz		60		dB
		1 KHz - 10 KHz		50		dB
		> 10 KHz		30		dB
t _{CMSHI}	Strobe High time		ADC conv. time		200	μs
t _{CMSHI}	Strobe Low time		5			μs
t _{CMSHI}	Settling time		0.02			μs
	Accuracy	Input differential voltage > 50 mV			-2 -(0.05 x VRSM) to +2 + (0.05 x VRSM)	mV

Notes:

1. VRSM is the maximum voltage drop across the current sense resistor.

2. Analog inputs used as digital inputs can tolerate the same voltage limits as the corresponding analog pad. There is no reliability concern on digital inputs as long as VIND does not exceed these limits.

- 3. VIND is limited to VCC33A + 0.2 to allow reaching 10 MHz input frequency.
- 4. An averaging of 1,024 samples (LPF setting in Analog System Builder) is required and the maximum capacitance allowed across the AT pins is 500 pF.
- 5. The temperature offset is a fixed positive value.
- 6. The high current mode has a maximum power limit of 20 mW. Appropriate current limit resistors must be used, based on voltage on the pad.
- 7. When using SmartGen Analog System Builder, CalibIP is required to obtain specified offset. For further details on CalibIP, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.



Device Architecture

Table 2-50 • ADC Characteristics in Direct Input Mode (continued)

Commercial Temperature Range Conditions, $T_J = 85^{\circ}C$ (unless noted otherwise), Typical: VCC33A = 3.3 V, VCC = 1.5 V

Parameter	Description	Condition	Min.	Тур.	Max.	Units
Dynamic Pe	erformance					
SNR	Signal-to-Noise Ratio	8-bit mode	48.0	49.5		dB
		10-bit mode	58.0	60.0		dB
		12-bit mode	62.9	64.5		dB
SINAD	Signal-to-Noise Distortion	8-bit mode	47.6	49.5		dB
		10-bit mode	57.4	59.8		dB
		12-bit mode	62.0	64.2		dB
THD	Total Harmonic Distortion	8-bit mode		-74.4	-63.0	dBc
		10-bit mode		-78.3	-63.0	dBc
		12-bit mode		-77.9	-64.4	dBc
ENOB	Effective Number of Bits	8-bit mode	7.6	7.9		bits
		10-bit mode	9.5	9.6		bits
		12-bit mode	10.0	10.4		bits
Conversion	Rate	·				
	Conversion Time	8-bit mode	1.7			μs
		10-bit mode	1.8			μs
		12-bit mode	2			μs
	Sample Rate	8-bit mode			600	Ksps
		10-bit mode			550	Ksps
		12-bit mode			500	Ksps

Notes:

1. Accuracy of the external reference is 2.56 V \pm 4.6 mV.

2. Data is based on characterization.

3. The sample rate is time-shared among active analog inputs.



Table 2-61 details the settings available to either power down or enable the prescaler associated with the analog inputs AV, AC, and AT.

Table 2-61 • Prescaler Op Amp Power-Down Truth Table—AV (x = 0), AC (x = 1), and AT (x = 3)

Control Lines Bx[7]	Prescaler Op Amp	
0	Power-down	
1	Operational	

Table 2-62 details the settings available to enable the Current Monitor Block associated with the AC pin.

Table 2-62 • Current Monitor Input Switch Control Truth Table—AV (x = 0)

Control Lines B0[4]	Current Monitor Input Switch		
0	Off		
1	On		

Table 2-63 details the settings available to configure the drive strength of the gate drive when not in highdrive mode.

Table 2-63 • Low-Drive Gate Driver Current Truth Table (AG)

Control Lines B2[3]	Control Lines B2[2]	Current (µA)
0	0	1
0	1	3
1	0	10
1	1	30

Table 2-64 details the settings available to set the polarity of the gate driver (either p-channel- or n-channel-type devices).

Table 2-64 • Gate Driver Polarity Truth Table (AG)

Control Lines B2[6]	Gate Driver Polarity	
0	Positive	
1	Negative	

Table 2-65 details the settings available to turn on the Gate Driver and set whether high-drive mode is on or off.

Table 2-65 • Gate Driver Control Truth Table (AG)

Control Lines B2[7]	GDON	Gate Driver
0	0	Off
0	1	Low drive on
1	0	Off
1	1	High drive on

Table 2-66 details the settings available to turn on and off the chip internal temperature monitor.

Note: For the internal temperature monitor to function, Bit 0 of Byte 2 for all 10 Quads must be set.

Table 2-66 • Internal Temperature Monitor Control Truth Table

Control Lines B2[0]	PDTMB	Chip Internal Temperature Monitor
0	0	Off
1	1	On

Table 2-68 • I/O Bank Support by Device

I/O Bank	AFS090	AFS250	AFS600	AFS1500
Standard I/O	Ν	Ν	-	-
Advanced I/O	E, W	E, W	E, W	E, W
Pro I/O	-	-	Ν	N
Analog Quad	S	S	S	S

Note: E = *East side of the device*

W = West side of the device

N = *North* side of the device

S = South side of the device

Table 2-69 • Fusion VCCI Voltages and Compatible Standards

VCCI (typical)	Compatible Standards
3.3 V	LVTTL/LVCMOS 3.3, PCI 3.3, SSTL3 (Class I and II),* GTL+ 3.3, GTL 3.3,* LVPECL
2.5 V	LVCMOS 2.5, LVCMOS 2.5/5.0, SSTL2 (Class I and II),* GTL+ 2.5,* GTL 2.5,* LVDS, BLVDS, M- LVDS
1.8 V	LVCMOS 1.8
1.5 V	LVCMOS 1.5, HSTL (Class I),* HSTL (Class II)*

Note: *I/O standard supported by Pro I/O banks.

Table 2-70 • Fusion VREF Voltages and Compatible Standards*

VREF (typical)	Compatible Standards						
1.5 V	SSTL3 (Class I and II)						
1.25 V	SSTL2 (Class I and II)						
1.0 V	GTL+ 2.5, GTL+ 3.3						
0.8 V	GTL 2.5, GTL 3.3						
0.75 V	HSTL (Class I), HSTL (Class II)						

Note: *I/O standards supported by Pro I/O banks.

I/O Software Support

In the Fusion development software, default settings have been defined for the various I/O standards supported. Changes can be made to the default settings via the use of attributes; however, not all I/O attributes are applicable for all I/O standards. Table 2-84 and Table 2-85 list the valid I/O attributes that can be manipulated by the user for each I/O standard.

Single-ended I/O standards in Fusion support up to five different drive strengths.

Table 2-84 • Fusion Standard and Advanced I/O Attributes vs. I/O Standard Applications

I/O Standards	SLEW (output only)	OUT_DRIVE (output only)	SKEW (all macros with OE)*	RES_PULL	OUT_LOAD (output only)	COMBINE_REGISTER
LVTTL/LVCMOS 3.3 V	3	3	3	3	3	3
LVCMOS 2.5 V	3	3	3	3	3	3
LVCMOS 2.5/5.0 V	3	3	3	3	3	3
LVCMOS 1.8 V	3	3	3	3	3	3
LVCMOS 1.5 V	3	3	3	3	3	3
PCI (3.3 V)			3		3	3
PCI-X (3.3 V)	3		3		3	3
LVDS, BLVDS, M-LVDS			3			3
LVPECL						3

Note: * This feature does not apply to the standard I/O banks, which are the north I/O banks of AFS090 and AFS250 devices



Device Architecture

Table 2-92 • Summary of I/O Timing Characteristics – Software Default SettingsCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V,Worst-Case VCCI = I/O Standard DependentApplicable to Pro I/Os

																	-
I/O Standard	Drive Strength (mA)	Slew Rate	Capacitive Load (pF)	External Resistor (Ohm)	toour	top	t _{DIN}	tey	t _P YS	teour	tzı	tzн	tız	t _{HZ}	tzıs	tzHS	Units
3.3 V LVTTL/ 3.3 V LVCMOS	12 mA	High	35	-	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
2.5 V LVCMOS	12 mA	High	35	-	0.49	2.80	0.03	1.13	1.24	0.32	2.85	2.61	2.51	2.61	4.52	4.28	ns
1.8 V LVCMOS	12 mA	High	35	-	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns
1.5 V LVCMOS	12 mA	High	35	_	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns
3.3 V PCI	Per PCI spec	High	10	25 ²	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns
3.3 V PCI-X	Per PCI-X spec	High	10	25 ²	0.49	2.09	0.03	0.77	1.17	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns
3.3 V GTL	20 mA	High	10	25	0.49	1.55	0.03	2.19	-	0.32	1.52	1.55	0.00	0.00	3.19	3.22	ns
2.5 V GTL	20 mA	High	10	25	0.49	1.59	0.03	1.83	-	0.32	1.61	1.59	0.00	0.00	3.28	3.26	ns
3.3 V GTL+	35 mA	High	10	25	0.49	1.53	0.03	1.19	-	0.32	1.56	1.53	0.00	0.00	3.23	3.20	ns
2.5 V GTL+	33 mA	High	10	25	0.49	1.65	0.03	1.13	-	0.32	1.68	1.57	0.00	0.00	3.35	3.24	ns
HSTL (I)	8 mA	High	20	50	0.49	2.37	0.03	1.59	-	0.32	2.42	2.35	0.00	0.00	4.09	4.02	ns
HSTL (II)	15 mA	High	20	25	0.49	2.26	0.03	1.59	-	0.32	2.30	2.03	0.00	0.00	3.97	3.70	ns
SSTL2 (I)	17 mA	High	30	50	0.49	1.59	0.03	1.00	_	0.32	1.62	1.38	0.00	0.00	3.29	3.05	ns
SSTL2 (II)	21 mA	High	30	25	0.49	1.62	0.03	1.00	-	0.32	1.65	1.32	0.00	0.00	3.32	2.99	ns
SSTL3 (I)	16 mA	High	30	50	0.49	1.72	0.03	0.93	_	0.32	1.75	1.37	0.00	0.00	3.42	3.04	ns
SSTL3 (II)	24 mA	High	30	25	0.49	1.54	0.03	0.93	_	0.32	1.57	1.25	0.00	0.00	3.24	2.92	ns
LVDS	24 mA	High	-	_	0.49	1.57	0.03	1.36	-	-	-	-	_	-	-	-	ns
LVPECL	24 mA	High	-	Ι	0.49	1.60	0.03	1.22	_	_	_	_	-	-	_	_	ns

Notes:

1. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-7 for derating values.

2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-123 on page 2-197 for connectivity. This resistor is not required during normal operation.

Timing Characteristics

Table 2-112 • 2.5 V LVCMOS Low Slew

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os

Drive	Speed													
Strength	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
4 mA	Std.	0.60	12.00	0.04	1.51	1.66	0.43	12.23	11.61	2.72	2.20	14.46	13.85	ns
	-1	0.51	10.21	0.04	1.29	1.41	0.36	10.40	9.88	2.31	1.87	12.30	11.78	ns
	-2	0.45	8.96	0.03	1.13	1.24	0.32	9.13	8.67	2.03	1.64	10.80	10.34	ns
8 mA	Std.	0.60	8.73	0.04	1.51	1.66	0.43	8.89	8.01	3.10	2.93	11.13	10.25	ns
	-1	0.51	7.43	0.04	1.29	1.41	0.36	7.57	6.82	2.64	2.49	9.47	8.72	ns
	-2	0.45	6.52	0.03	1.13	1.24	0.32	6.64	5.98	2.32	2.19	8.31	7.65	ns
12 mA	Std.	0.66	6.77	0.04	1.51	1.66	0.43	6.90	6.11	3.37	3.39	9.14	8.34	ns
	-1	0.56	5.76	0.04	1.29	1.41	0.36	5.87	5.20	2.86	2.89	7.77	7.10	ns
	-2	0.49	5.06	0.03	1.13	1.24	0.32	5.15	4.56	2.51	2.53	6.82	6.23	ns
16 mA	Std.	0.66	6.31	0.04	1.51	1.66	0.43	6.42	5.73	3.42	3.52	8.66	7.96	ns
	-1	0.56	5.37	0.04	1.29	1.41	0.36	5.46	4.87	2.91	3.00	7.37	6.77	ns
	-2	0.49	4.71	0.03	1.13	1.24	0.32	4.80	4.28	2.56	2.63	6.47	5.95	ns
24 mA	Std.	0.66	5.93	0.04	1.51	1.66	0.43	6.04	5.70	3.49	4.00	8.28	7.94	ns
	-1	0.56	5.05	0.04	1.29	1.41	0.36	5.14	4.85	2.97	3.40	7.04	6.75	ns
	-2	0.49	4.43	0.03	1.13	1.24	0.32	4.51	4.26	2.61	2.99	6.18	5.93	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Pads	Pad Configuration	Prescaler Range	Input Resistance to Ground		
AV, AC	Analog Input (direct input to ADC)	-	2 kΩ (typical)		
		-	> 10 MΩ		
	Analog Input (positive prescaler)	+16 V to +2 V	1 MΩ (typical)		
		+1 V to +0.125 V	> 10 MΩ		
	Analog Input (negative prescaler)	–16 V to –2 V	1 MΩ (typical)		
	Ī	–1 V to –0.125 V	> 10 MΩ		
	Digital input	+16 V to +2 V	1 MΩ (typical)		
	Current monitor	+16 V to +2 V	1 MΩ (typical)		
	Ī	–16 V to –2 V	1 MΩ (typical)		
AT	Analog Input (direct input to ADC)	-	1 MΩ (typical)		
	Analog Input (positive prescaler)	+16 V, +4 V	1 MΩ (typical)		
	Digital input	+16 V, +4 V	1 MΩ (typical)		
	Temperature monitor	+16 V, +4 V	> 10 MΩ		

Table 3-3 • Input Resistance of Analog Pads

Table 3-4 • Overshoot and Undershoot Limits ¹

VCCI	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot ²
2.7 V or less	10%	1.4 V
	5%	1.49 V
3.0 V	10%	1.1 V
	5%	1.19 V
3.3 V	10%	0.79 V
	5%	0.88 V
3.6 V	10%	0.45 V
	5%	0.54 V

Notes:

1. Based on reliability requirements at a junction temperature of 85°C.

2. The duration is allowed at one cycle out of six clock cycle. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.



DC and Power Characteristics

Table 3-10 • AFS250 Quiescent Supply Current	Characteristics (continued)
--	-----------------------------

Parameter	Description	Conditions	Temp.	Min	Тур	Мах	Unit
IPP	Programming supply	Non-programming mode,	T _J = 25°C		37	80	μA
	current	VPUMP = 3.63 V	T _J = 85°C		37	80	μA
			T _J = 100°C		80	100	μA
		Standby mode ⁵ or Sleep mode ⁶ , VPUMP = 0 V			0	0	μA
ICCNVM	Embedded NVM current	Reset asserted,	T _J = 25°C		10	40	μA
		VCCNVM = 1.575 V	T _J = 85°C		14	40	μA
			T _J = 100°C		14	40	μA
ICCPLL	1.5 V PLL quiescent current	Operational standby,	T _J = 25°C		65	100	μA
		VCCPLL = 1.575 V	T _J = 85°C		65	100	μA
			T _J = 100°C		65	100	μA

Notes:

- 1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.
- 2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.
- 3. ICCI includes all ICCI0, ICCI1, and ICCI2.
- 4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.
- 5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.
- 6. Sleep Mode, VCC = VJTA G = VPUMP = 0 V.



Package Pin Assignments

	PQ208			PQ208	
Pin Number	AFS250 Function	AFS600 Function	Pin Number	AFS250 Function	AFS600 Function
1	VCCPLA	VCCPLA	38	IO60NDB3V0	GEB0/IO62NDB4V0
2	VCOMPLA	VCOMPLA	39	GND	GEA1/IO61PDB4V0
3	GNDQ	GAA2/IO85PDB4V0	40	VCCIB3	GEA0/IO61NDB4V0
4	VCCIB3	IO85NDB4V0	41	GEB2/IO59PDB3V0	GEC2/IO60PDB4V0
5	GAA2/IO76PDB3V0	GAB2/IO84PDB4V0	42	IO59NDB3V0	IO60NDB4V0
6	IO76NDB3V0	IO84NDB4V0	43	GEA2/IO58PDB3V0	VCCIB4
7	GAB2/IO75PDB3V0	GAC2/IO83PDB4V0	44	IO58NDB3V0	GNDQ
8	IO75NDB3V0	IO83NDB4V0	45	VCC	VCC
9	NC	IO77PDB4V0	45	VCC	VCC
10	NC	IO77NDB4V0	46	VCCNVM	VCCNVM
11	VCC	IO76PDB4V0	47	GNDNVM	GNDNVM
12	GND	IO76NDB4V0	48	GND	GND
13	VCCIB3	VCC	49	VCC15A	VCC15A
14	IO72PDB3V0	GND	50	PCAP	PCAP
15	IO72NDB3V0	VCCIB4	51	NCAP	NCAP
16	GFA2/IO71PDB3V0	GFA2/IO75PDB4V0	52	VCC33PMP	VCC33PMP
17	IO71NDB3V0	IO75NDB4V0	53	VCC33N	VCC33N
18	GFB2/IO70PDB3V0	GFC2/IO73PDB4V0	54	GNDA	GNDA
19	IO70NDB3V0	IO73NDB4V0	55	GNDAQ	GNDAQ
20	GFC2/IO69PDB3V0	VCCOSC	56	NC	AV0
21	IO69NDB3V0	XTAL1	57	NC	AC0
22	VCC	XTAL2	58	NC	AG0
23	GND	GNDOSC	59	NC	AT0
24	VCCIB3	GFC1/IO72PDB4V0	60	NC	ATRTN0
25	GFC1/IO68PDB3V0	GFC0/IO72NDB4V0	61	NC	AT1
26	GFC0/IO68NDB3V0	GFB1/IO71PDB4V0	62	NC	AG1
27	GFB1/IO67PDB3V0	GFB0/IO71NDB4V0	63	NC	AC1
28	GFB0/IO67NDB3V0	GFA1/IO70PDB4V0	64	NC	AV1
29	VCCOSC	GFA0/IO70NDB4V0	65	AV0	AV2
30	XTAL1	IO69PDB4V0	66	AC0	AC2
31	XTAL2	IO69NDB4V0	67	AG0	AG2
32	GNDOSC	VCC	68	AT0	AT2
33	GEB1/IO62PDB3V0	GND	69	ATRTN0	ATRTN1
34	GEB0/IO62NDB3V0	VCCIB4	70	AT1	AT3
35	GEA1/IO61PDB3V0	GEC1/IO63PDB4V0	71	AG1	AG3
36	GEA0/IO61NDB3V0	GEC0/IO63NDB4V0	72	AC1	AC3
37	GEC2/IO60PDB3V0	GEB1/IO62PDB4V0	73	AV1	AV3

FG256					
Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function	
A1	GND	GND	GND	GND	
A2	VCCIB0	VCCIB0	VCCIB0	VCCIB0	
A3	GAB0/IO02RSB0V0	GAA0/IO00RSB0V0	GAA0/IO01NDB0V0	GAA0/IO01NDB0V0	
A4	GAB1/IO03RSB0V0	GAA1/IO01RSB0V0	GAA1/IO01PDB0V0	GAA1/IO01PDB0V0	
A5	GND	GND	GND	GND	
A6	IO07RSB0V0	IO11RSB0V0	IO10PDB0V1	IO07PDB0V1	
A7	IO10RSB0V0	IO14RSB0V0	IO12PDB0V1	IO13PDB0V2	
A8	IO11RSB0V0	IO15RSB0V0	IO12NDB0V1	IO13NDB0V2	
A9	IO16RSB0V0	IO24RSB0V0	IO22NDB1V0	IO24NDB1V0	
A10	IO17RSB0V0	IO25RSB0V0	IO22PDB1V0	IO24PDB1V0	
A11	IO18RSB0V0	IO26RSB0V0	IO24NDB1V1	IO29NDB1V1	
A12	GND	GND	GND	GND	
A13	GBC0/IO25RSB0V0	GBA0/IO38RSB0V0	GBA0/IO28NDB1V1	GBA0/IO42NDB1V2	
A14	GBA0/IO29RSB0V0	IO32RSB0V0	IO29NDB1V1	IO43NDB1V2	
A15	VCCIB0	VCCIB0	VCCIB1	VCCIB1	
A16	GND	GND	GND	GND	
B1	VCOMPLA	VCOMPLA	VCOMPLA	VCOMPLA	
B2	VCCPLA	VCCPLA	VCCPLA	VCCPLA	
B3	GAA0/IO00RSB0V0	IO07RSB0V0	IO00NDB0V0	IO00NDB0V0	
B4	GAA1/IO01RSB0V0	IO06RSB0V0	IO00PDB0V0	IO00PDB0V0	
B5	NC	GAB1/IO03RSB0V0	GAB1/IO02PPB0V0	GAB1/IO02PPB0V0	
B6	IO06RSB0V0	IO10RSB0V0	IO10NDB0V1	IO07NDB0V1	
B7	VCCIB0	VCCIB0	VCCIB0	VCCIB0	
B8	IO12RSB0V0	IO16RSB0V0	IO18NDB1V0	IO22NDB1V0	
B9	IO13RSB0V0	IO17RSB0V0	IO18PDB1V0	IO22PDB1V0	
B10	VCCIB0	VCCIB0	VCCIB1	VCCIB1	
B11	IO19RSB0V0	IO27RSB0V0	IO24PDB1V1	IO29PDB1V1	
B12	GBB0/IO27RSB0V0	GBC0/IO34RSB0V0	GBC0/IO26NPB1V1	GBC0/IO40NPB1V2	
B13	GBC1/IO26RSB0V0	GBA1/IO39RSB0V0	GBA1/IO28PDB1V1	GBA1/IO42PDB1V2	
B14	GBA1/IO30RSB0V0	IO33RSB0V0	IO29PDB1V1	IO43PDB1V2	
B15	NC	NC	VCCPLB	VCCPLB	
B16	NC	NC	VCOMPLB	VCOMPLB	
C1	VCCIB3	VCCIB3	VCCIB4	VCCIB4	
C2	GND	GND	GND	GND	
C3	VCCIB3	VCCIB3	VCCIB4	VCCIB4	
C4	NC	NC	VCCIB0	VCCIB0	
C5	VCCIB0	VCCIB0	VCCIB0	VCCIB0	
C6	GAC1/IO05RSB0V0	GAC1/IO05RSB0V0	GAC1/IO03PDB0V0	GAC1/IO03PDB0V0	

FG256						
Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function		
K9	VCC	VCC	VCC	VCC		
K10	GND	GND	GND	GND		
K11	NC	GDC2/IO57PPB1V0	GDC2/IO57PPB2V0	GDC2/IO84PPB2V0		
K12	GND	GND	GND	GND		
K13	NC	GDA0/IO54NDB1V0	GDA0/IO54NDB2V0	GDA0/IO81NDB2V0		
K14	NC	GDA2/IO55PPB1V0	GDA2/IO55PPB2V0	GDA2/IO82PPB2V0		
K15	VCCIB1	VCCIB1	VCCIB2	VCCIB2		
K16	NC	GDB1/IO53PPB1V0	GDB1/IO53PPB2V0	GDB1/IO80PPB2V0		
L1	NC	GEC1/IO63PDB3V0	GEC1/IO63PDB4V0	GEC1/IO90PDB4V0		
L2	NC	GEC0/IO63NDB3V0	GEC0/IO63NDB4V0	GEC0/IO90NDB4V0		
L3	NC	GEB1/IO62PDB3V0	GEB1/IO62PDB4V0	GEB1/IO89PDB4V0		
L4	NC	GEB0/IO62NDB3V0	GEB0/IO62NDB4V0	GEB0/IO89NDB4V0		
L5	NC	IO60NDB3V0	IO60NDB4V0	IO87NDB4V0		
L6	NC	GEC2/IO60PDB3V0	GEC2/IO60PDB4V0	GEC2/IO87PDB4V0		
L7	GNDA	GNDA	GNDA	GNDA		
L8	AC0	AC0	AC2	AC2		
L9	AV2	AV2	AV4	AV4		
L10	AC3	AC3	AC5	AC5		
L11	PTEM	PTEM	PTEM	PTEM		
L12	TDO	TDO	TDO	TDO		
L13	VJTAG	VJTAG	VJTAG	VJTAG		
L14	NC	IO57NPB1V0	IO57NPB2V0	IO84NPB2V0		
L15	GDB2/IO41PPB1V0	GDB2/IO56PPB1V0	GDB2/IO56PPB2V0	GDB2/IO83PPB2V0		
L16	NC	IO55NPB1V0	IO55NPB2V0	IO82NPB2V0		
M1	GND	GND	GND	GND		
M2	NC	GEA1/IO61PDB3V0	GEA1/IO61PDB4V0	GEA1/IO88PDB4V0		
M3	NC	GEA0/IO61NDB3V0	GEA0/IO61NDB4V0	GEA0/IO88NDB4V0		
M4	VCCIB3	VCCIB3	VCCIB4	VCCIB4		
M5	NC	IO58NPB3V0	IO58NPB4V0	IO85NPB4V0		
M6	NC	NC	AV0	AV0		
M7	NC	NC	AC1	AC1		
M8	AG1	AG1	AG3	AG3		
M9	AC2	AC2	AC4	AC4		
M10	AC4	AC4	AC6	AC6		
M11	NC	AG5	AG7	AG7		
M12	VPUMP	VPUMP	VPUMP	VPUMP		
M13	VCCIB1	VCCIB1	VCCIB2	VCCIB2		
M14	TMS	TMS	TMS	TMS		

Microsemi -Fusion Family of Mixed Signal FPGAs

	FG676		FG676		
Pin Number	AFS1500 Function	Pin Number	AFS1500 Function		
AD5	IO94NPB4V0	AE15	GNDA		
AD6	GND	AE16	NC		
AD7	VCC33N	AE17	NC		
AD8	AT0	AE18	GNDA		
AD9	ATRTN0	AE19	NC		
AD10	AT1	AE20	NC		
AD11	AT2	AE21	NC		
AD12	ATRTN1	AE22	NC		
AD13	AT3	AE23	NC		
AD14	AT6	AE24	NC		
AD15	ATRTN3	AE25	GND		
AD16	AT7	AE26	GND		
AD17	AT8	AF1	NC		
AD18	ATRTN4	AF2	GND		
AD19	AT9	AF3	NC		
AD20	VCC33A	AF4	NC		
AD21	GND	AF5	NC		
AD22	IO76NPB2V0	AF6	NC		
AD23	NC	AF7	NC		
AD24	GND	AF8	NC		
AD25	NC	AF9	VCC33A		
AD26	NC	AF10	NC		
AE1	GND	AF11	NC		
AE2	GND	AF12	VCC33A		
AE3	NC	AF13	NC		
AE4	NC	AF14	NC		
AE5	NC	AF15	VCC33A		
AE6	NC	AF16	NC		
AE7	NC	AF17	NC		
AE8	NC	AF18	VCC33A		
AE9	GNDA	AF19	NC		
AE10	NC	AF20	NC		
AE11	NC	AF21	NC		
AE12	GNDA	AF22	NC		
AE13	NC	AF23	NC		
AE14	NC	AF24	NC		

FG676				
Pin Number	AFS1500 Function			
AF25	GND			
AF26	NC			
B1	GND			
B2	GND			
B3	NC			
B4	NC			
B5	NC			
B6	VCCIB0			
B7	NC			
B8	NC			
B9	VCCIB0			
B10	IO15NDB0V2			
B11	IO15PDB0V2			
B12	VCCIB0			
B13	IO19NDB0V2			
B14	IO19PDB0V2			
B15	VCCIB1			
B16	IO25NDB1V0			
B17	IO25PDB1V0			
B18	VCCIB1			
B19	IO33NDB1V1			
B20	IO33PDB1V1			
B21	VCCIB1			
B22	NC			
B23	NC			
B24	NC			
B25	GND			
B26	GND			
C1	NC			
C2	NC			
C3	GND			
C4	NC			
C5	GAA1/IO01PDB0V0			
C6	GAB0/IO02NDB0V0			
C7	GAB1/IO02PDB0V0			
C8	IO07NDB0V1			



Datasheet Information

Revision	Changes	Page
Advance v0.8 (continued)	The voltage range in the "VPUMP Programming Supply Voltage" section was updated. The parenthetical reference to "pulled up" was removed from the statement, "VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and 3.6 V."	2-225
	The "ATRTNx Temperature Monitor Return" section was updated with information about grounding and floating the pin.	
	The following text was deleted from the "VREF I/O Voltage Reference" section: (all digital I/O).	
	The "NCAP Negative Capacitor" section and "PCAP Positive Capacitor" section were updated to include information about the type of capacitor that is required to connect the two.	
	1 µF was changed to 100 pF in the "XTAL1 Crystal Oscillator Circuit Input".	2-228
	The "Programming" section was updated to include information about V_{CCOSC} .	2-229
	The VMV pins have now been tied internally with the $V_{\mbox{CCI}}$ pins.	N/A
	The AFS090"108-Pin QFN" table was updated.	3-2
	The AFS090 and AFS250 devices were updated in the "108-Pin QFN" table.	3-2
	The AFS250 device was updated in the "208-Pin PQFP" table.	3-8
	The AFS600 device was updated in the "208-Pin PQFP" table.	3-8
	The AFS090, AFS250, AFS600, and AFS1500 devices were updated in the "256-Pin FBGA" table.	3-12
	The AFS600 and AFS1500 devices were updated in the "484-Pin FBGA" table.	3-20
Advance v0.7	The AFS600 device was updated in the "676-Pin FBGA" table.	3-28
(January 2007)	The AFS1500 digital I/O count was updated in the "Fusion Family" table.	I
	The AFS1500 digital I/O count was updated in the "Package I/Os: Single-/Double- Ended (Analog)" table.	П
Advance v0.6 (October 2006)	The second paragraph of the "PLL Macro" section was updated to include information about POWERDOWN.	2-30
	The description for bit 0 was updated in Table 2-17 · RTC Control/Status Register.	2-38
	3.9 was changed to 7.8 in the "Crystal Oscillator (Xtal Osc)" section.	2-40.
	All function descriptions in Table 2-18 · Signals for VRPSM Macro.	2-42
	In Table 2-19 • Flash Memory Block Pin Names, the RD[31:0] description was updated.	2-43
	The "RESET" section was updated.	2-61
	The "RESET" section was updated.	2-64
	Table 2-35 • FIFO was updated.	2-79
	The VAREF function description was updated in Table 2-36 • Analog Block Pin Description.	2-82
	The "Voltage Monitor" section was updated to include information about low power mode and sleep mode.	2-86
	The text in the "Current Monitor" section was changed from 2 mV to 1 mV.	2-90
	The "Gate Driver" section was updated to include information about forcing 1 V on the drain.	2-94