



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 276480 |
| Number of I/O | 223 |
| Number of Gates | 1500000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/p1afs1500-2fgg484 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 – Fusion Device Family Overview

Introduction

The Fusion mixed signal FPGA satisfies the demand from system architects for a device that simplifies design and unleashes their creativity. As the world's first mixed signal programmable logic family, Fusion integrates mixed signal analog, flash memory, and FPGA fabric in a monolithic device. Fusion devices enable designers to quickly move from concept to completed design and then deliver feature-rich systems to market. This new technology takes advantage of the unique properties of Microsemi flash-based FPGAs, including a high-isolation, triple-well process and the ability to support high-voltage transistors to meet the demanding requirements of mixed signal system design.

Fusion mixed signal FPGAs bring the benefits of programmable logic to many application areas, including power management, smart battery charging, clock generation and management, and motor control. Until now, these applications have only been implemented with costly and space-consuming discrete analog components or mixed signal ASIC solutions. Fusion mixed signal FPGAs present new capabilities for system development by allowing designers to integrate a wide range of functionality into a single device, while at the same time offering the flexibility of upgrades late in the manufacturing process or after the device is in the field. Fusion devices provide an excellent alternative to costly and

time-consuming mixed signal ASIC designs. In addition, when used in conjunction with the ARM Cortex-M1 processor, Fusion technology represents the definitive mixed signal FPGA platform.

Flash-based Fusion devices are Instant On. As soon as system power is applied and within normal operating specifications, Fusion devices are working. Fusion devices have a 128-bit flash-based lock and industry-leading AES decryption, used to secure programmed intellectual property (IP) and configuration data. Fusion devices are the most comprehensive single-chip analog and digital programmable logic solution available today.

To support this new ground-breaking technology, Microsemi has developed a series of major tool innovations to help maximize designer productivity. Implemented as extensions to the popular Microsemi Libero[®] System-on-Chip (SoC) software, these new tools allow designers to easily instantiate and configure peripherals within a design, establish links between peripherals, create or import building blocks or reference designs, and perform hardware verification. This tool suite will also add comprehensive hardware/software debug capability as well as a suite of utilities to simplify development of embedded soft-processor-based solutions.

General Description

The Fusion family, based on the highly successful ProASIC[®]3 and ProASIC3E flash FPGA architecture, has been designed as a high-performance, programmable, mixed signal platform. By combining an advanced flash FPGA core with flash memory blocks and analog peripherals, Fusion devices dramatically simplify system design and, as a result, dramatically reduce overall system cost and board space.

The state-of-the-art flash memory technology offers high-density integrated flash memory blocks, enabling savings in cost, power, and board area relative to external flash solutions, while providing increased flexibility and performance. The flash memory blocks and integrated analog peripherals enable true mixed-mode programmable logic designs. Two examples are using an on-chip soft processor to implement a fully functional flash MCU and using high-speed FPGA logic to offer system and power supervisory capabilities. Instant On, and capable of operating from a single 3.3 V supply, the Fusion family is ideally suited for system management and control applications.

The devices in the Fusion family are categorized by FPGA core density. Each family member contains many peripherals, including flash memory blocks, an analog-to-digital-converter (ADC), high-drive outputs, both RC and crystal oscillators, and a real-time counter (RTC). This provides the user with a high level of flexibility and integration to support a wide variety of mixed signal applications. The flash memory block capacity ranges from 2 Mbits to 8 Mbits. The integrated 12-bit ADC supports up to 30 independently configurable input channels.



Fusion Device Family Overview

With Fusion, Microsemi also introduces the Analog Quad I/O structure (Figure 1-1). Each quad consists of three analog inputs and one gate driver. Each quad can be configured in various built-in circuit combinations, such as three prescaler circuits, three digital input circuits, a current monitor circuit, or a temperature monitor circuit. Each prescaler has multiple scaling factors programmed by FPGA signals to support a large range of analog inputs with positive or negative polarity. When the current monitor circuit is selected, two adjacent analog inputs measure the voltage drop across a small external sense resistor. For more information, refer to the "Analog System Characteristics" section on page 2-117. Built-in operational amplifiers amplify small voltage signals for accurate current measurement. One analog input in each quad can be connected to an external temperature monitor diode. In addition to the external temperature monitor diode(s), a Fusion device can monitor an internal temperature diode using dedicated channel 31 of the ADCMUX.

Figure 1-1 on page 1-5 illustrates a typical use of the Analog Quad I/O structure. The Analog Quad shown is configured to monitor and control an external power supply. The AV pad measures the source of the power supply. The AC pad measures the voltage drop across an external sense resistor to calculate current. The AG MOSFET gate driver pad turns the external MOSFET on and off. The AT pad measures the load-side voltage level.



Figure 1-1 • Analog Quad





Notes:

- 1. Visit the Microsemi SoC Products Group website for application notes concerning dynamic PLL reconfiguration. Refer to the "PLL Macro" section on page 2-27 for signal descriptions.
- 2. Many specific INBUF macros support the wide variety of single-ended and differential I/O standards for the Fusion family.
- 3. Refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide for more information.

Figure 2-19 • Fusion CCC Options: Global Buffers with the PLL Macro

Table 2-11 • Available Selections of I/O Standards within CLKBUF and CLKBUF_LVDS/LVPECL Macros

| CLKBUF Macros |
|------------------------------|
| CLKBUF_LVCMOS5 |
| CLKBUF_LVCMOS33 ¹ |
| CLKBUF_LVCMOS18 |
| CLKBUF_LVCMOS15 |
| CLKBUF_PCI |
| CLKBUF_LVDS ² |
| CLKBUF_LVPECL |

Notes:

1. This is the default macro. For more details, refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide.

2. The B-LVDS and M-LVDS standards are supported with CLKBUF_LVDS.



No-Glitch MUX (NGMUX)

Positioned downstream from the PLL/CCC blocks, the NGMUX provides a special switching sequence between two asynchronous clock domains that prevents generating any unwanted narrow clock pulses. The NGMUX is used to switch the source of a global between three different clock sources. Allowable inputs are either two PLL/CCC outputs or a PLL/CCC output and a regular net, as shown in Figure 2-24. The GLMUXCFG[1:0] configuration bits determine the source of the CLK inputs (i.e., internal signal or GLC). These are set by SmartGen during design but can also be changed by dynamically reconfiguring the PLL. The GLMUXSEL[1:0] bits control which clock source is passed through the NGMUX to the global network (GL). See Table 2-13.



Figure 2-24 • NGMUX

| Table 2-13 • NGMUX | Configuration and | Selection | Table |
|--------------------|-------------------|-----------|-------|
|--------------------|-------------------|-----------|-------|

| GLMUXCFG[1:0] | GLMUXSEL[1:0] | | Selected Input Signal | MUX Type | |
|---------------|---------------|---|-----------------------|--------------|--|
| 00 | Х | 0 | GLA | 2-to-1 GLMUX | |
| | Х | 1 | GLC | | |
| 01 | Х | 0 | GLA | 2-to-1 GLMUX | |
| | Х | 1 | GLINT | 2-10-1 GEMOX | |



Real-Time Counter (part of AB macro)

The RTC is a 40-bit loadable counter and used as the primary timekeeping element (Figure 2-29). The clock source, RTCCLK, must come from the CLKOUT signal of the crystal oscillator. The RTC can be configured to reset itself when a count value reaches the match value set in the Match Register.

The RTC is part of the Analog Block (AB) macro. The RTC is configured by the analog configuration MUX (ACM). Each address contains one byte of data. The circuitry in the RTC is powered by VCC33A, so the RTC can be used in standby mode when the 1.5 V supply is not present.



Figure 2-29 • RTC Block Diagram

| Signal Name | Width | Direction | Function |
|-----------------|-------|-----------|--|
| RTCCLK | 1 | In | Must come from CLKOUT of XTLOSC. |
| RTCXTLMODE[1:0] | 2 | Out | Controlled by xt_mode in CTRL_STAT. Signal must connect to the RTC_MODE signal in XTLOSC, as shown in Figure 2-27. |
| RTCXTLSEL | 1 | Out | Controlled by xtal_en from CTRL_STAT register. Signal must connect to RTC_MODE signal in XTLOSC in Figure 2-27. |
| RTCMATCH | 1 | Out | Match signal for FPGA |
| | | | 0 – Counter value does not equal the Match Register value. |
| | | | 1 – Counter value equals the Match Register value. |
| RTCPSMMATCH | 1 | Out | Same signal as RTCMATCH. Signal must connect to RTCPSMMATCH in VRPSM, as shown in Figure 2-27. |

The 40-bit counter can be preloaded with an initial value as a starting point by the Counter Register. The count from the 40-bit counter can be read through the same set of address space. The count comes from a Read-Hold Register to avoid data changing during read. When the counter value equals the Match Register value, all Match Bits Register values will be 0xFFFFFFFFF. The RTCMATCH and RTCPSMMATCH signals will assert. The 40-bit counter can be configured to automatically reset to 0x000000000 when the counter value equals the Match Register value. The automatic reset does not apply if the Match Register value is 0x000000000. The RTCCLK has a prescaler to divide the clock by 128 before it is used for the 40-bit counter. Below is an example of how to calculate the OFF time.



Device Architecture

Table 2-25 • Flash Memory Block Timing (continued)Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | -2 | -1 | Std. | Units |
|----------------------------|--|--------|-------|-------|-------|
| t _{SUPGLOSSPRO} | Page Loss Protect Setup Time for the Control Logic | 1.69 | 1.93 | 2.27 | ns |
| t _{HDPGLOSSPRO} | Page Loss Protect Hold Time for the Control Logic | 0.00 | 0.00 | 0.00 | ns |
| t _{SUPGSTAT} | Page Status Setup Time for the Control Logic | 2.49 | 2.83 | 3.33 | ns |
| t _{HDPGSTAT} | Page Status Hold Time for the Control Logic | 0.00 | 0.00 | 0.00 | ns |
| t _{SUOVERWRPG} | Over Write Page Setup Time for the Control Logic | 1.88 | 2.14 | 2.52 | ns |
| t _{HDOVERWRPG} | Over Write Page Hold Time for the Control Logic | 0.00 | 0.00 | 0.00 | ns |
| t _{SULOCKREQUEST} | Lock Request Setup Time for the Control Logic | 0.87 | 0.99 | 1.16 | ns |
| t _{HDLOCKREQUEST} | Lock Request Hold Time for the Control Logic | 0.00 | 0.00 | 0.00 | ns |
| t _{RECARNVM} | Reset Recovery Time | 0.94 | 1.07 | 1.25 | ns |
| t _{REMARNVM} | Reset Removal Time | 0.00 | 0.00 | 0.00 | ns |
| t _{mpwarnvm} | Asynchronous Reset Minimum Pulse Width for the Control Logic | 10.00 | 12.50 | 12.50 | ns |
| t _{MPWCLKNVM} | Clock Minimum Pulse Width for the Control Logic | 4.00 | 5.00 | 5.00 | ns |
| + | Maximum Frequency for Clock for the Control Logic – for AFS1500/AFS600 | 80.00 | 80.00 | 80.00 | MHz |
| 'FMAXCLKNVM | Maximum Frequency for Clock for the Control Logic – for AFS250/AFS090 | 100.00 | 80.00 | 80.00 | MHz |

FlashROM

Fusion devices have 1 kbit of on-chip nonvolatile flash memory that can be read from the FPGA core fabric. The FlashROM is arranged in eight banks of 128 bits during programming. The 128 bits in each bank are addressable as 16 bytes during the read-back of the FlashROM from the FPGA core (Figure 2-45).

The FlashROM can only be programmed via the IEEE 1532 JTAG port. It cannot be programmed directly from the FPGA core. When programming, each of the eight 128-bit banks can be selectively reprogrammed. The FlashROM can only be reprogrammed on a bank boundary. Programming involves an automatic, on-chip bank erase prior to reprogramming the bank. The FlashROM supports a synchronous read and can be read on byte boundaries. The upper three bits of the FlashROM address from the FPGA core define the bank that is being accessed. The lower four bits of the FlashROM address from the FPGA core define which of the 16 bytes in the bank is being accessed.

The maximum FlashROM access clock is given in Table 2-26 on page 2-54. Figure 2-46 shows the timing behavior of the FlashROM access cycle—the address has to be set up on the rising edge of the clock for DOUT to be valid on the next falling edge of the clock.

If the address is unchanged for two cycles:

- D0 becomes invalid t_{CK2Q} ns after the second rising edge of the clock.
- D0 becomes valid again t_{CK2Q} ns after the second falling edge.

If the address unchanged for three cycles:

- D0 becomes invalid t_{CK2Q} ns after the second rising edge of the clock.
- D0 becomes valid again t_{CK2Q} ns after the second falling edge.
- D0 becomes invalid t_{CK2Q} ns after the third rising edge of the clock.
- D0 becomes valid again t_{CK2Q} ns after the third falling edge.



| | VAREF | | |
|----------|-------------------|---------------|--|
| | ADCGNDREF | | |
| | AV0 | DAVOUT0 | |
| | AC0 | DACOUT0 | |
| | ΔΤΟ | | |
| | • | DAIOUIU | |
| | • • • | | |
| | AV9 | DAVOUT9 | |
| | AC9 | DACOU19 | |
| | AT9 | DATOUT9 | |
| | ATRETURN01 | | |
| | • | AG0 | |
| | Å TRETURN9 | AG1 | |
| | DENAV0 | • | |
| | | <u>م</u> | |
| | | A09 | |
| | DEINATU | | |
| | • | | |
| | DENAV0 | | |
| | DENAC0 | | |
| | DENAT0 | | |
| | CMSTB0 | | |
| | • | | |
| | ĊSMTB9 | | |
| | GDONO | | |
| | | | |
| | CDON0 | | |
| | GDON9 | | |
| | IMSTBO | | |
| | • | | |
| | TMSTB9 | | |
| | MODE[3:0] | BUSY | |
| | TVC[7:0] | CALIBRATE | |
| | STC[7:0] | DATAVALID | |
| | CHNUMBER[4:0] | SAMPLE | |
| | TMSTINT | RESULTI11:01 | |
| | ADCSTART | RTCMATCH | |
| | | | |
| | | | |
| | PWRDWN | RICXILSEL | |
| | ADCRESET | RTCPSMMATCH | |
| | | | |
| | RTCCLK | | |
| | SYSCLK | | |
| | | | |
| | ACMIVEN | ACMRDATA[7:0] | |
| <u> </u> | ACMRESET | | |
| | ACMWDATA | | |
| | ACMADDR | | |
| | ACMCLK | | |
| | | | |
| | AE | 3 | |

Figure 2-64 • Analog Block Macro

| Signal Name | Number of Bits | Direction | Function | Location of Details |
|-----------------|-------------------|-----------|--|------------------------|
| AG6 | 1 | Output | | Analog Quad |
| AT6 | 1 | Input | | Analog Quad |
| ATRETURN67 | 1 | Input | Temperature monitor return shared by Analog Quads 6 and 7 | Analog Quad |
| AV7 | 1 | Input | Analog Quad 7 | Analog Quad |
| AC7 | 1 | Input | | Analog Quad |
| AG7 | 1 | Output | | Analog Quad |
| AT7 | 1 | Input | | Analog Quad |
| AV8 | 1 | Input | Analog Quad 8 | Analog Quad |
| AC8 | 1 | Input | | Analog Quad |
| AG8 | 1 | Output | | Analog Quad |
| AT8 | 1 | Input | | Analog Quad |
| ATRETURN89 | 1 | Input | Temperature monitor return shared by Analog Quads 8 and 9 | Analog Quad |
| AV9 | 1 | Input | Analog Quad 9 | Analog Quad |
| AC9 | 1 | Input | | Analog Quad |
| AG9 | 1 | Output | | Analog Quad |
| AT9 | 1 | Input | | Analog Quad |
| RTCMATCH | 1 | Output | МАТСН | RTC |
| RTCPSMMATCH | 1 | Output | MATCH connected to VRPSM | RTC |
| RTCXTLMODE[1:0] | 2 | Output | Drives XTLOSC RTCMODE[1:0] pins | RTC |
| RTCXTLSEL | 1 | Output | Drives XTLOSC MODESEL pin | RTC |
| RTCCLK | 1 | Input | RTC clock input | RTC |

Table 2-36 • Analog Block Pin Description (continued)

Analog Quad

With the Fusion family, Microsemi introduces the Analog Quad, shown in Figure 2-65 on page 2-81, as the basic analog I/O structure. The Analog Quad is a four-channel system used to precondition a set of analog signals before sending it to the ADC for conversion into a digital signal. To maximize the usefulness of the Analog Quad, the analog input signals can also be configured as LVTTL digital input signals. The Analog Quad is divided into four sections.

The first section is called the Voltage Monitor Block, and its input pin is named AV. It contains a twochannel analog multiplexer that allows an incoming analog signal to be routed directly to the ADC or allows the signal to be routed to a prescaler circuit before being sent to the ADC. The prescaler can be configured to accept analog signals between -12 V and 0 or between 0 and +12 V. The prescaler circuit scales the voltage applied to the ADC input pad such that it is compatible with the ADC input voltage range. The AV pin can also be used as a digital input pin.

The second section of the Analog Quad is called the Current Monitor Block. Its input pin is named AC. The Current Monitor Block contains all the same functions as the Voltage Monitor Block with one addition, which is a current monitoring function. A small external current sensing resistor (typically less than 1 Ω) is connected between the AV and AC pins and is in series with a power source. The Current Monitor Block contains a current monitor circuit that converts the current through the external resistor to a voltage that can then be read using the ADC.

| Analog MUX Channel | Signal | Analog Quad Number | | |
|--------------------|------------------------------|--------------------|--|--|
| 16 | AV5 | | | |
| 17 | AC5 | Analog Quad 5 | | |
| 18 | AT5 | | | |
| 19 | AV6 | | | |
| 20 | AC6 | Analog Quad 6 | | |
| 21 | AT6 | | | |
| 22 | AV7 | | | |
| 23 | AC7 | Analog Quad 7 | | |
| 24 | AT7 | | | |
| 25 | AV8 | | | |
| 26 | AC8 | Analog Quad 8 | | |
| 27 | AT8 | | | |
| 28 | AV9 | | | |
| 29 | AC9 | Analog Quad 9 | | |
| 30 | AT9 | | | |
| 31 | Internal temperature monitor | | | |

Table 2-40 • Analog MUX Channels (continued)

The ADC can be powered down independently of the FPGA core, as an additional control or for powersaving considerations, via the PWRDWN pin of the Analog Block. The PWRDWN pin controls only the comparators in the ADC.

ADC Modes

The Fusion ADC can be configured to operate in 8-, 10-, or 12-bit modes, power-down after conversion, and dynamic calibration. This is controlled by MODE[3:0], as defined in Table 2-41 on page 2-106.

The output of the ADC is the RESULT[11:0] signal. In 8-bit mode, the Most Significant 8 Bits RESULT[11:4] are used as the ADC value and the Least Significant 4 Bits RESULT[3:0] are logical '0's. In 10-bit mode, RESULT[11:2] are used the ADC value and RESULT[1:0] are logical 0s.

| Name | Bits | Function |
|------|------|--|
| MODE | 3 | 0 – Internal calibration after every conversion; two ADCCLK cycles are used after the conversion. 1 – No calibration after every conversion |
| MODE | 2 | 0 – Power-down after conversion 1 – No Power-down after conversion |
| MODE | 1:0 | 00 – 10-bit 01 – 12-bit 10 – 8-bit 11 – Unused |

Analog Configuration MUX

The ACM is the interface between the FPGA, the Analog Block configurations, and the real-time counter. Microsemi Libero SoC will generate IP that will load and configure the Analog Block via the ACM. However, users are not limited to using the Libero SoC IP. This section provides a detailed description of the ACM's register map, truth tables for proper configuration of the Analog Block and RTC, as well as timing waveforms so users can access and control the ACM directly from their designs.

The Analog Block contains four 8-bit latches per Analog Quad that are initialized through the ACM. These latches act as configuration bits for Analog Quads. The ACM block runs from the core voltage supply (1.5 V).

Access to the ACM is achieved via 8-bit address and data busses with enables. The pin list is provided in Table 2-36 on page 2-78. The ACM clock speed is limited to a maximum of 10 MHz, more than sufficient to handle the low-bandwidth requirements of configuring the Analog Block and the RTC (sub-block of the Analog Block).

Table 2-54 decodes the ACM address space and maps it to the corresponding Analog Quad and configuration byte for that quad.

| ACMADDR [7:0] in Decimal | Name | Description | Associated Peripheral |
|-----------------------------|-----------|-------------------------|--------------------------|
| 0 | - | _ | Analog Quad |
| 1 | AQ0 | Byte 0 | Analog Quad |
| 2 | AQ0 | Byte 1 | Analog Quad |
| 3 | AQ0 | Byte 2 | Analog Quad |
| 4 | AQ0 | Byte 3 | Analog Quad |
| 5 | AQ1 | Byte 0 | Analog Quad |
| | | | Analog Quad |
| | · . | · · · | |
| 36 | AQ8 | Byte 3 | Analog Quad |
| 37 | AQ9 | Byte 0 | Analog Quad |
| 38 | AQ9 | Byte 1 | Analog Quad |
| 39 | AQ9 | Byte 2 | Analog Quad |
| 40 | AQ9 | Byte 3 | Analog Quad |
| 41 | | Undefined | Analog Quad |
| | | Undefined | Analog Quad |
| | · · · | | |
| 63 | | Undefined | RTC |
| 64 | COUNTER0 | Counter bits 7:0 | RTC |
| 65 | COUNTER1 | Counter bits 15:8 | RTC |
| 66 | COUNTER2 | Counter bits 23:16 | RTC |
| 67 | COUNTER3 | Counter bits 31:24 | RTC |
| 68 | COUNTER4 | Counter bits 39:32 | RTC |
| 72 | MATCHREG0 | Match register bits 7:0 | RTC |

Table 2-54 • ACM Address Decode Table for Analog Quad



Figure 2-102 • DDR Output Support in Fusion Devices

Table 2-82 • Advanced I/O Default Attributes

| I/O Standards | SLEW (output only) | OUT_DRIVE (output only) | SKEW (tribuf and bibuf only) | RES_PULL | OUT_LOAD (output only) | COMBINE_REGISTER |
|---------------------|--------------------------|---|------------------------------|----------|------------------------|------------------|
| LVTTL/LVCMOS 3.3 V | Refer to the following | Refer to the following tables | Off | None | 35 pF | - |
| LVCMOS 2.5 V | information: | for more information: Table 2-78 on page 2-152 Table 2-79 on page 2-152 | Off | None | 35 pF | - |
| LVCMOS 2.5/5.0 V | Table 2-78 on page 2-152 | | Off | None | 35 pF | - |
| LVCMOS 1.8 V | Table 2-79 on page 2-152 | Table 2-80 on page 2-152 | Off | None | 35 pF | - |
| LVCMOS 1.5 V | Table 2-80 on page 2-152 | | Off | None | 35 pF | - |
| PCI (3.3 V) | | | Off | None | 10 pF | - |
| PCI-X (3.3 V) | | | Off | None | 10 pF | - |
| LVDS, BLVDS, M-LVDS | | | Off | None | _ | _ |
| LVPECL | | | Off | None | - | - |



| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|-----------------|------------------------|
| 0 | 3.3 | 1.4 | - | 35 |

Note: *Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

Timing Characteristics

Table 2-104 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | t _{zLS} | t _{zHS} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 4 mA | Std. | 0.66 | 11.01 | 0.04 | 1.20 | 1.57 | 0.43 | 11.21 | 9.05 | 2.69 | 2.44 | 13.45 | 11.29 | ns |
| | -1 | 0.56 | 9.36 | 0.04 | 1.02 | 1.33 | 0.36 | 9.54 | 7.70 | 2.29 | 2.08 | 11.44 | 9.60 | ns |
| | -2 | 0.49 | 8.22 | 0.03 | 0.90 | 1.17 | 0.32 | 8.37 | 6.76 | 2.01 | 1.82 | 10.04 | 8.43 | ns |
| 8 mA | Std. | 0.66 | 7.86 | 0.04 | 1.20 | 1.57 | 0.43 | 8.01 | 6.44 | 3.04 | 3.06 | 10.24 | 8.68 | ns |
| | -1 | 0.56 | 6.69 | 0.04 | 1.02 | 1.33 | 0.36 | 6.81 | 5.48 | 2.58 | 2.61 | 8.71 | 7.38 | ns |
| | -2 | 0.49 | 5.87 | 0.03 | 0.90 | 1.17 | 0.32 | 5.98 | 4.81 | 2.27 | 2.29 | 7.65 | 6.48 | ns |
| 12 mA | Std. | 0.66 | 6.03 | 0.04 | 1.20 | 1.57 | 0.43 | 6.14 | 5.02 | 3.28 | 3.47 | 8.37 | 7.26 | ns |
| | -1 | 0.56 | 5.13 | 0.04 | 1.02 | 1.33 | 0.36 | 5.22 | 4.27 | 2.79 | 2.95 | 7.12 | 6.17 | ns |
| | -2 | 0.49 | 4.50 | 0.03 | 0.90 | 1.17 | 0.32 | 4.58 | 3.75 | 2.45 | 2.59 | 6.25 | 5.42 | ns |
| 16 mA | Std. | 0.66 | 5.62 | 0.04 | 1.20 | 1.57 | 0.43 | 5.72 | 4.72 | 3.32 | 3.58 | 7.96 | 6.96 | ns |
| | -1 | 0.56 | 4.78 | 0.04 | 1.02 | 1.33 | 0.36 | 4.87 | 4.02 | 2.83 | 3.04 | 6.77 | 5.92 | ns |
| | -2 | 0.49 | 4.20 | 0.03 | 0.90 | 1.17 | 0.32 | 4.27 | 3.53 | 2.48 | 2.67 | 5.94 | 5.20 | ns |
| 24 mA | Std. | 0.66 | 5.24 | 0.04 | 1.20 | 1.57 | 0.43 | 5.34 | 4.69 | 3.39 | 3.96 | 7.58 | 6.93 | ns |
| | -1 | 0.56 | 4.46 | 0.04 | 1.02 | 1.33 | 0.36 | 4.54 | 3.99 | 2.88 | 3.37 | 6.44 | 5.89 | ns |
| | -2 | 0.49 | 3.92 | 0.03 | 0.90 | 1.17 | 0.32 | 3.99 | 3.50 | 2.53 | 2.96 | 5.66 | 5.17 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-125 • 1.8 V LVCMOS High Slew
Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 1.7 V
Applicable to Standard I/Os

| Drive | Speed | | | | | | | | | | |
|----------|-------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| Strength | Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
| 2 mA | Std. | 0.66 | 11.21 | 0.04 | 1.20 | 0.43 | 8.53 | 11.21 | 1.99 | 1.21 | ns |
| | -1 | 0.56 | 9.54 | 0.04 | 1.02 | 0.36 | 7.26 | 9.54 | 1.69 | 1.03 | ns |
| | -2 | 0.49 | 8.37 | 0.03 | 0.90 | 0.32 | 6.37 | 8.37 | 1.49 | 0.90 | ns |
| 4 mA | Std. | 0.66 | 6.34 | 0.04 | 1.20 | 0.43 | 5.38 | 6.34 | 2.41 | 2.48 | ns |
| | -1 | 0.56 | 5.40 | 0.04 | 1.02 | 0.36 | 4.58 | 5.40 | 2.05 | 2.11 | ns |
| | -2 | 0.49 | 4.74 | 0.03 | 0.90 | 0.32 | 4.02 | 4.74 | 1.80 | 1.85 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Timing Characteristics

Table 2-136 • 3.3 V PCI/PCI-X

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{zHS} | Units |
|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std. | 0.66 | 2.81 | 0.04 | 1.05 | 1.67 | 0.43 | 2.86 | 2.00 | 3.28 | 3.61 | 5.09 | 4.23 | ns |
| -1 | 0.56 | 2.39 | 0.04 | 0.89 | 1.42 | 0.36 | 2.43 | 1.70 | 2.79 | 3.07 | 4.33 | 3.60 | ns |
| -2 | 0.49 | 2.09 | 0.03 | 0.78 | 1.25 | 0.32 | 2.13 | 1.49 | 2.45 | 2.70 | 3.80 | 3.16 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-137 • 3.3 V PCI/PCI-X

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/Os

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{zHS} | Units |
|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std. | 0.66 | 2.68 | 0.04 | 0.86 | 0.43 | 2.73 | 1.95 | 3.21 | 3.58 | 4.97 | 4.19 | 0.66 | ns |
| -1 | 0.56 | 2.28 | 0.04 | 0.73 | 0.36 | 2.32 | 1.66 | 2.73 | 3.05 | 4.22 | 3.56 | 0.56 | ns |
| -2 | 0.49 | 2.00 | 0.03 | 0.65 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | 0.49 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-169 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) |
|---------------|----------------|----------------------|-----------------|
| 1.075 | 1.325 | Cross point | _ |

Note: *Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

Timing Characteristics

Table 2-170 • LVDS

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------|
| Std. | 0.66 | 2.10 | 0.04 | 1.82 | ns |
| -1 | 0.56 | 1.79 | 0.04 | 1.55 | ns |
| -2 | 0.49 | 1.57 | 0.03 | 1.36 | ns |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

BLVDS/M-LVDS

Bus LVDS (BLVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations can contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by BLVDS and M-LVDS to accommodate the loading. The driver requires series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus, since the driver can be located anywhere on the bus. These configurations can be implemented using TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-135. The input and output buffer delays are available in the LVDS section in Table 2-171.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case industrial operating conditions at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and $Z_{stub} = 50 \Omega$ (~1.5").



Figure 2-135 • BLVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers



I/O Register Specifications Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

Figure 2-137 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

| Parameter | Description | Conditions | Temp. | Min | Тур | Мах | Unit |
|--------------------|----------------------------|---|------------------------|-----|------|-----|------|
| ICC ¹ | 1.5 V quiescent current | Operational standby ⁴ , | T _J = 25°C | | 5 | 7.5 | mA |
| | | VCC = 1.575 V | T _J = 85°C | | 6.5 | 20 | mA |
| | | | T _J = 100°C | | 14 | 48 | mA |
| | | Standby mode ⁵ or Sleep mode ⁶ , V _{CC} = 0 V | | | 0 | 0 | μA |
| ICC33 ² | 3.3 V analog supplies | Operational standby ⁴ , | T _J = 25°C | | 9.8 | 12 | mA |
| | current | VCC33 = 3.63 V | T _J = 85°C | | 9.8 | 12 | mA |
| | | | T _J = 100°C | | 10.7 | 15 | mA |
| | | Operational standby, only | T _J = 25°C | | 0.30 | 2 | mA |
| | | output ON, VCC33 = 3.63 V | T _J = 85°C | | 0.30 | 2 | mA |
| | | | T _J = 100°C | | 0.45 | 2 | mA |
| | | Standby mode ⁵ , | T _J = 25°C | | 2.9 | 2.9 | mA |
| | | VCC33 = 3.63 V | T _J = 85°C | | 2.9 | 3.0 | mA |
| | | | T _J = 100°C | | 3.5 | 6 | mA |
| | | Sleep mode ⁶ , VCC33 = 3.63 V | T _J = 25°C | | 17 | 18 | μΑ |
| | | | T _J = 85°C | | 18 | 20 | μA |
| | | | T _J = 100°C | | 24 | 25 | μA |
| ICCI ³ | I/O quiescent current | Operational standby ⁶ , | T _J = 25°C | | 260 | 437 | μΑ |
| | | VCCIX = 3.63 V | T _J = 85°C | | 260 | 437 | μΑ |
| | | | T _J = 100°C | | 260 | 437 | μA |
| IJTAG | JTAG I/O quiescent current | Operational standby ⁴ , | T _J = 25°C | | 80 | 100 | μΑ |
| | | VJTAG = 3.63 V | T _J = 85°C | | 80 | 100 | μA |
| | | | T _J = 100°C | | 80 | 100 | μA |
| | | Standby mode ⁵ or Sleep mode ⁶ , VJTAG = 0 V | | | 0 | 0 | μA |
| IPP | Programming supply current | Non-programming mode, VPUMP = 3.63 V | T _J = 25°C | | 37 | 80 | μA |
| | | | T _J = 85°C | | 37 | 80 | μA |
| | | | T _J = 100°C | | 80 | 100 | μA |
| | | Standby mode ⁵ or Sleep mode ⁶ , VPUMP = 0 V | | | 0 | 0 | μA |

Notes:

1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, and ICCI2.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.

| FG256 | | | | | | | | |
|------------|-----------------|-----------------|-----------------|------------------|--|--|--|--|
| Pin Number | AFS090 Function | AFS250 Function | AFS600 Function | AFS1500 Function | | | | |
| E13 | VCCIB1 | VCCIB1 | VCCIB2 | VCCIB2 | | | | |
| E14 | GCC2/IO33NDB1V0 | IO42NDB1V0 | IO32NDB2V0 | IO46NDB2V0 | | | | |
| E15 | GCB2/IO33PDB1V0 | GBC2/IO42PDB1V0 | GBC2/IO32PDB2V0 | GBC2/IO46PDB2V0 | | | | |
| E16 | GND | GND | GND | GND | | | | |
| F1 | NC | NC | IO79NDB4V0 | IO111NDB4V0 | | | | |
| F2 | NC | NC | IO79PDB4V0 | IO111PDB4V0 | | | | |
| F3 | GFB1/IO48PPB3V0 | IO72NDB3V0 | IO76NDB4V0 | IO112NDB4V0 | | | | |
| F4 | GFC0/IO49NDB3V0 | IO72PDB3V0 | IO76PDB4V0 | IO112PDB4V0 | | | | |
| F5 | NC | NC | IO82PSB4V0 | IO120PSB4V0 | | | | |
| F6 | GFC1/IO49PDB3V0 | GAC2/IO74PPB3V0 | GAC2/IO83PPB4V0 | GAC2/IO123PPB4V0 | | | | |
| F7 | NC | IO09RSB0V0 | IO04PPB0V0 | IO05PPB0V1 | | | | |
| F8 | NC | IO19RSB0V0 | IO08NDB0V1 | IO11NDB0V1 | | | | |
| F9 | NC | NC | IO20PDB1V0 | IO27PDB1V1 | | | | |
| F10 | NC | IO29RSB0V0 | IO23NDB1V1 | IO37NDB1V2 | | | | |
| F11 | NC | IO43NDB1V0 | IO36NDB2V0 | IO50NDB2V0 | | | | |
| F12 | NC | IO43PDB1V0 | IO36PDB2V0 | IO50PDB2V0 | | | | |
| F13 | NC | IO44NDB1V0 | IO39NDB2V0 | IO59NDB2V0 | | | | |
| F14 | NC | GCA2/IO44PDB1V0 | GCA2/IO39PDB2V0 | GCA2/IO59PDB2V0 | | | | |
| F15 | GCC1/IO34PDB1V0 | GCB2/IO45PDB1V0 | GCB2/IO40PDB2V0 | GCB2/IO60PDB2V0 | | | | |
| F16 | GCC0/IO34NDB1V0 | IO45NDB1V0 | IO40NDB2V0 | IO60NDB2V0 | | | | |
| G1 | GEC0/IO46NPB3V0 | IO70NPB3V0 | IO74NPB4V0 | IO109NPB4V0 | | | | |
| G2 | VCCIB3 | VCCIB3 | VCCIB4 | VCCIB4 | | | | |
| G3 | GEC1/IO46PPB3V0 | GFB2/IO70PPB3V0 | GFB2/IO74PPB4V0 | GFB2/IO109PPB4V0 | | | | |
| G4 | GFA1/IO47PDB3V0 | GFA2/IO71PDB3V0 | GFA2/IO75PDB4V0 | GFA2/IO110PDB4V0 | | | | |
| G5 | GND | GND | GND | GND | | | | |
| G6 | GFA0/IO47NDB3V0 | IO71NDB3V0 | IO75NDB4V0 | IO110NDB4V0 | | | | |
| G7 | GND | GND | GND | GND | | | | |
| G8 | VCC | VCC | VCC | VCC | | | | |
| G9 | GND | GND | GND | GND | | | | |
| G10 | VCC | VCC | VCC | VCC | | | | |
| G11 | GDA1/IO37NDB1V0 | GCC0/IO47NDB1V0 | GCC0/IO43NDB2V0 | GCC0/IO62NDB2V0 | | | | |
| G12 | GND | GND | GND | GND | | | | |
| G13 | IO37PDB1V0 | GCC1/IO47PDB1V0 | GCC1/IO43PDB2V0 | GCC1/IO62PDB2V0 | | | | |
| G14 | GCB0/IO35NPB1V0 | IO46NPB1V0 | IO41NPB2V0 | IO61NPB2V0 | | | | |
| G15 | VCCIB1 | VCCIB1 | VCCIB2 | VCCIB2 | | | | |
| G16 | GCB1/IO35PPB1V0 | GCC2/IO46PPB1V0 | GCC2/IO41PPB2V0 | GCC2/IO61PPB2V0 | | | | |
| H1 | GEB1/IO45PDB3V0 | GFC2/IO69PDB3V0 | GFC2/IO73PDB4V0 | GFC2/IO108PDB4V0 | | | | |
| H2 | GEB0/IO45NDB3V0 | IO69NDB3V0 | IO73NDB4V0 | IO108NDB4V0 | | | | |



Package Pin Assignments

| FG484 | | | FG484 | | | |
|---------------|-----------------|------------------|---------------|-----------------|------------------|--|
| Pin Number | AFS600 Function | AFS1500 Function | Pin Number | AFS600 Function | AFS1500 Function | |
| A1 | GND | GND | AA14 | AG7 | AG7 | |
| A2 | VCC | NC | AA15 | AG8 | AG8 | |
| A3 | GAA1/IO01PDB0V0 | GAA1/IO01PDB0V0 | AA16 | GNDA | GNDA | |
| A4 | GAB0/IO02NDB0V0 | GAB0/IO02NDB0V0 | AA17 | AG9 | AG9 | |
| A5 | GAB1/IO02PDB0V0 | GAB1/IO02PDB0V0 | AA18 | VAREF | VAREF | |
| A6 | IO07NDB0V1 | IO07NDB0V1 | AA19 | VCCIB2 | VCCIB2 | |
| A7 | IO07PDB0V1 | IO07PDB0V1 | AA20 | PTEM | PTEM | |
| A8 | IO10PDB0V1 | IO09PDB0V1 | AA21 | GND | GND | |
| A9 | IO14NDB0V1 | IO13NDB0V2 | AA22 | VCC | NC | |
| A10 | IO14PDB0V1 | IO13PDB0V2 | AB1 | GND | GND | |
| A11 | IO17PDB1V0 | IO24PDB1V0 | AB2 | VCC | NC | |
| A12 | IO18PDB1V0 | IO26PDB1V0 | AB3 | NC | IO94NSB4V0 | |
| A13 | IO19NDB1V0 | IO27NDB1V1 | AB4 | GND | GND | |
| A14 | IO19PDB1V0 | IO27PDB1V1 | AB5 | VCC33N | VCC33N | |
| A15 | IO24NDB1V1 | IO35NDB1V2 | AB6 | AT0 | AT0 | |
| A16 | IO24PDB1V1 | IO35PDB1V2 | AB7 | ATRTN0 | ATRTN0 | |
| A17 | GBC0/IO26NDB1V1 | GBC0/IO40NDB1V2 | AB8 | AT1 | AT1 | |
| A18 | GBA0/IO28NDB1V1 | GBA0/IO42NDB1V2 | AB9 | AT2 | AT2 | |
| A19 | IO29NDB1V1 | IO43NDB1V2 | AB10 | ATRTN1 | ATRTN1 | |
| A20 | IO29PDB1V1 | IO43PDB1V2 | AB11 | AT3 | AT3 | |
| A21 | VCC | NC | AB12 | AT6 | AT6 | |
| A22 | GND | GND | AB13 | ATRTN3 | ATRTN3 | |
| AA1 | VCC | NC | AB14 | AT7 | AT7 | |
| AA2 | GND | GND | AB15 | AT8 | AT8 | |
| AA3 | VCCIB4 | VCCIB4 | AB16 | ATRTN4 | ATRTN4 | |
| AA4 | VCCIB4 | VCCIB4 | AB17 | AT9 | AT9 | |
| AA5 | PCAP | PCAP | AB18 | VCC33A | VCC33A | |
| AA6 | AG0 | AG0 | AB19 | GND | GND | |
| AA7 | GNDA | GNDA | AB20 | NC | IO76NPB2V0 | |
| AA8 | AG1 | AG1 | AB21 | VCC | NC | |
| AA9 | AG2 | AG2 | AB22 | GND | GND | |
| AA10 | GNDA | GNDA | B1 | VCC | NC | |
| AA11 | AG3 | AG3 | B2 | GND | GND | |
| AA12 | AG6 | AG6 | B3 | GAA0/IO01NDB0V0 | GAA0/IO01NDB0V0 | |
| AA13 | GNDA | GNDA | B4 | GND | GND | |