



Welcome to E-XFL.COM

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	223
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/p1afs1500-2fgg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Embedded Memories**

# Flash Memory Blocks

The flash memory available in each Fusion device is composed of one to four flash blocks, each 2 Mbits in density. Each block operates independently with a dedicated flash controller and interface. Fusion flash memory blocks combine fast access times (60 ns random access and 10 ns access in Read-Ahead mode) with a configurable 8-, 16-, or 32-bit datapath, enabling high-speed flash operation without wait states. The memory block is organized in pages and sectors. Each page has 128 bytes, with 33 pages comprising one sector and 64 sectors per block. The flash block can support multiple partitions. The only constraint on size is that partition boundaries must coincide with page boundaries. The flexibility and granularity enable many use models and allow added granularity in programming updates.

Fusion devices support two methods of external access to the flash memory blocks. The first method is a serial interface that features a built-in JTAG-compliant port, which allows in-system programmability during user or monitor/test modes. This serial interface supports programming of an AES-encrypted stream. Data protected with security measures can be passed through the JTAG interface, decrypted, and then programmed in the flash block. The second method is a soft parallel interface.

FPGA logic or an on-chip soft microprocessor can access flash memory through the parallel interface. Since the flash parallel interface is implemented in the FPGA fabric, it can potentially be customized to meet special user requirements. For more information, refer to the *CoreCFI Handbook*. The flash memory parallel interface provides configurable byte-wide (×8), word-wide (×16), or dual-word-wide (×32) data-port options. Through the programmable flash parallel interface, the on-chip and off-chip memories can be cascaded for wider or deeper configurations.

The flash memory has built-in security. The user can configure either the entire flash block or the small blocks to protect against unintentional or intrusive attempts to change or destroy the storage contents. Each on-chip flash memory block has a dedicated controller, enabling each block to operate independently.

The flash block logic consists of the following sub-blocks:

- Flash block Contains all stored data. The flash block contains 64 sectors and each sector contains 33 pages of data.
- Page Buffer Contains the contents of the current page being modified. A page contains 8 blocks of data.
- Block Buffer Contains the contents of the last block accessed. A block contains 128 data bits.
- ECC Logic The flash memory stores error correction information with each block to perform single-bit error correction and double-bit error detection on all data blocks.

# User Nonvolatile FlashROM

In addition to the flash blocks, Fusion devices have 1 Kbit of user-accessible, nonvolatile FlashROM on-chip. The FlashROM is organized as 8×128-bit pages. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- · Secure key storage for communications algorithms protected by security
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard IEEE 1532 JTAG programming interface. Pages can be individually programmed (erased and written). On-chip AES decryption can be used selectively over public networks to load data such as security keys stored in the FlashROM for a user design.

The FlashROM can be programmed (erased and written) via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing.

# **Related Documents**

# Datasheet

Core8051 www.microsemi.com/soc/ipdocs/Core8051\_DS.pdf

# **Application Notes**

 Fusion FlashROM

 http://www.microsemi.com/soc/documents/Fusion\_FROM\_AN.pdf

 Fusion SRAM/FIFO Blocks

 http://www.microsemi.com/soc/documents/Fusion\_RAM\_FIFO\_AN.pdf

 Using DDR in Fusion Devices

 http://www.microsemi.com/index.php?option=com\_docman&task=doc\_download&gid=129938

 Fusion Security

 http://www.microsemi.com/soc/documents/Fusion\_Security\_AN.pdf

 Using Fusion RAM as Multipliers

 http://www.microsemi.com/index.php?option=com\_docman&task=doc\_download&gid=129940

# Handbook

Cortex-M1 Handbook www.microsemi.com/soc/documents/CortexM1\_HB.pdf

# **User Guides**

Designer User Guide http://www.microsemi.com/soc/documents/designer\_UG.pdf Fusion FPGA Fabric User Guide http://www.microsemi.com/index.php?option=com\_docman&task=doc\_download&gid=130817 IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide http://www.microsemi.com/soc/documents/pa3\_libguide\_ug.pdf SmartGen, FlashROM, Flash Memory System Builder, and Analog System Builder User Guide http://www.microsemi.com/soc/documents/genguide\_ug.pdf

# **White Papers**

Fusion Technology http://www.microsemi.com/soc/documents/Fusion\_Tech\_WP.pdf

# **Analog Block**

With the Fusion family, Microsemi has introduced the world's first mixed-mode FPGA solution. Supporting a robust analog peripheral mix, Fusion devices will support a wide variety of applications. It is this Analog Block that separates Fusion from all other FPGA solutions on the market today.

By combining both flash and high-speed CMOS processes in a single chip, these devices offer the best of both worlds. The high-performance CMOS is used for building RAM resources. These high-performance structures support device operation up to 350 MHz. Additionally, the advanced Microsemi 0.13  $\mu$ m flash process incorporates high-voltage transistors and a high-isolation, triple-well process. Both of these are suited for the flash-based programmable logic and nonvolatile memory structures.

High-voltage transistors support the integration of analog technology in several ways. They aid in noise immunity so that the analog portions of the chip can be better isolated from the digital portions, increasing analog accuracy. Because they support high voltages, Microsemi flash FPGAs can be connected directly to high-voltage input signals, eliminating the need for external resistor divider networks, reducing component count, and increasing accuracy. By supporting higher internal voltages, the Microsemi advanced flash process enables high dynamic range on analog circuitry, increasing precision and signal–noise ratio. Microsemi flash FPGAs also drive high-voltage outputs, eliminating the need for external level shifters and drivers.

The unique triple-well process enables the integration of high-performance analog features with increased noise immunity and better isolation. By increasing the efficiency of analog design, the triple-well process also enables a smaller overall design size, reducing die size and cost.

The Analog Block consists of the Analog Quad I/O structure, RTC (for details refer to the "Real-Time Counter System" section on page 2-31), ADC, and ACM. All of these elements are combined in the single Analog Block macro, with which the user implements this functionality (Figure 2-64).

The Analog Block needs to be reset/reinitialized after the core powers up or the device is programmed. An external reset/initialize signal, which can come from the internal voltage regulator when it powers up, must be applied.



The third part of the Analog Quad is called the Gate Driver Block, and its output pin is named AG. This section is used to drive an external FET. There are two modes available: a High Current Drive mode and a Current Source Control mode. Both negative and positive voltage polarities are available, and in the current source control mode, four different current levels are available.

The fourth section of the Analog Quad is called the Temperature Monitor Block, and its input pin name is AT. This block is similar to the Voltage Monitor Block, except that it has an additional function: it can be used to monitor the temperature of an external diode-connected transistor. It has a modified prescaler and is limited to positive voltages only.

The Analog Quad can be configured during design time by Libero SoC; however, the ACM can be used to change the parameters of any of these I/Os during runtime. This type of change is referred to as a context switch. The Analog Quad is a modular structure that is replicated to generate the analog I/O resources. Each Fusion device supports between 5 and 10 Analog Quads.

The analog pads are numbered to clearly identify both the type of pad (voltage, current, gate driver, or temperature pad) and its corresponding Analog Quad (AV0, AC0, AG0, AT0, AV1, ..., AC9, AG9, and AT9). There are three types of input pads (AVx, ACx, and ATx) and one type of analog output pad (AGx). Since there can be up to 10 Analog Quads on a device, there can be a maximum of 30 analog input pads and 10 analog output pads.



Figure 2-65 • Analog Quad



## Figure 2-72 • Positive Current Monitor

Care must be taken when choosing the right resistor for current measurement application. Note that because of the 10× amplification, the maximum measurable difference between the AV and AC pads is  $V_{AREF}$  / 10. A larger AV-to-AC voltage drop will result in ADC saturation; that is, the digital code put out by the ADC will stay fixed at the full scale value. Therefore, the user must select the external sense resistor appropriately. Table 2-38 shows recommended resistor values for different current measurement ranges. When choosing resistor values for a system, there is a trade-off between measurement accuracy and power consumption. Choosing a large resistor will increase the voltage drop and hence increase accuracy of the measurement; however the larger voltage drop dissipates more power (P = I<sup>2</sup> × R).

The Current Monitor is a unipolar system, meaning that the differential voltage swing must be from 0 V to  $V_{AREF}/10$ . Therefore, the Current Monitor only supports differential voltage where  $|V_{AV}-V_{AC}|$  is greater than 0 V. This results in the requirement that the potential of the AV pad must be larger than the potential of the AC pad. This is straightforward for positive voltage systems. For a negative voltage system, it means that the AV pad must be "more negative" than the AC pad. This is shown in Figure 2-73.

In this case, both the AV pad and the AC pad are configured for negative operations and the output of the differential amplifier still falls between 0 V and  $V_{AREF}$  as required.

Current Range	Recommended Minimum Resistor Value (Ohms)
> 5 mA – 10 mA	10 – 20
> 10 mA – 20 mA	5 – 10
> 20 mA – 50 mA	2.5 – 5
> 50 mA – 100 mA	1 – 2
> 100 mA – 200 mA	0.5 – 1
> 200 mA – 500 mA	0.3 – 0.5
> 500 mA – 1 A	0.1 – 0.2
> 1 A – 2 A	0.05 – 0.1
> 2 A – 4 A	0.025 – 0.05
> 4 A – 8 A	0.0125 – 0.025
> 8 A – 12 A	0.00625 – 0.02

Table 2-37 • Recommended Resistor for Different Current Range Measurement



Refer to Table 2-46 on page 2-109 and the "Acquisition Time or Sample Time Control" section on page 2-107

$$t_{sample} = (2 + STC) \times t_{ADCCLK}$$

EQ 20

STC: Sample Time Control value (0–255)

t<sub>SAMPLE</sub> is the sample time

Table 2-46 • STC Bits Function

Name	Bits	Function
STC	[7:0]	Sample time control

Sample time is computed based on the period of ADCCLK.

## **Distribution Phase**

The second phase is called the distribution phase. During distribution phase, the ADC computes the equivalent digital value from the value stored in the input capacitor. In this phase, the output signal SAMPLE goes back to '0', indicating the sample is completed; but the BUSY signal remains '1', indicating the ADC is still busy for distribution. The distribution time depends strictly on the number of bits. If the ADC is configured as a 10-bit ADC, then 10 ADCCLK cycles are needed. EQ 8 describes the distribution time.

$$t_{distrib} = N \times t_{ADCCLK}$$

EQ 21

N: Number of bits

## **Post-Calibration Phase**

The last phase is the post-calibration phase. This is an optional phase. The post-calibration phase takes two ADCCLK cycles. The output BUSY signal will remain '1' until the post-calibration phase is completed. If the post-calibration phase is skipped, then the BUSY signal goes to '0' after distribution phase. As soon as BUSY signal goes to '0', the DATAVALID signal goes to '1', indicating the digital result is available on the RESULT output signals. DATAVAILD will remain '1' until the next ADCSTART is asserted. Microsemi recommends enabling post-calibration to compensate for drift and temperature-dependent effects. This ensures that the ADC remains consistent over time and with temperature. The post-calibration phase is enabled by bit 3 of the Mode register. EQ 9 describes the post-calibration time.

$$t_{post-cal} = MODE[3] \times (2 \times t_{ADCCLK})$$

EQ 22

EQ 23

MODE[3]: Bit 3 of the Mode register, described in Table 2-41 on page 2-106.

The calculation for the conversion time for the ADC is summarized in EQ 23.

 $t_{conv} = t_{sync\_read} + t_{sample} + t_{distrib} + t_{post-cal} + t_{sync\_write}$ 

t<sub>conv</sub>: conversion time

 $t_{sync\_read}$ : maximum time for a signal to synchronize with SYSCLK. For calculation purposes, the worst case is a period of SYSCLK,  $t_{SYSCLK}$ .

t<sub>sample</sub>: Sample time

t<sub>distrib</sub>: Distribution time

tpost-cal: Post-calibration time

 $t_{sync\_write}$ : Maximum time for a signal to synchronize with SYSCLK. For calculation purposes, the worst case is a period of SYSCLK,  $t_{SYSCLK}$ .



### Table 2-49 • Analog Channel Specifications (continued)

### Commercial Temperature Range Conditions, $T_J = 85^{\circ}C$ (unless noted otherwise), Typical: VCC33A = 3.3 V, VCC = 1.5 V

Parameter	Description	Condition	Min.	Тур.	Max.	Units
Digital Input usi	ing Analog Pads AV, AC	and AT		1 1		
VIND <sup>2,3</sup>	Input Voltage	Refer to Table 3-2 on page 3-3				
VHYSDIN	Hysteresis			0.3		V
VIHDIN	Input High			1.2		V
VILDIN	Input Low			0.9		V
VMPWDIN	Minimum Pulse With		50			ns
F <sub>DIN</sub>	Maximum Frequency				10	MHz
ISTBDIN	Input Leakage Current			2		μA
IDYNDIN	Dynamic Current			20		μA
t <sub>INDIN</sub>	Input Delay			10		ns
Gate Driver Out	put Using Analog Pad A	G	•			
VG	Voltage Range	Refer to Table 3-2 on page 3-3				
IG	Output Current Drive	High Current Mode <sup>6</sup> at 1.0 V			±20	mA
		Low Current Mode: ±1 µA	0.8	1.0	1.3	μA
		Low Current Mode: ±3 µA	2.0	2.7	3.3	μA
		Low Current Mode: ± 10 µA	7.4	9.0	11.5	μA
		Low Current Mode: ± 30 µA	21.0	27.0	32.0	μA
IOFFG	Maximum Off Current				100	nA
F <sub>G</sub>	Maximum switching rate	High Current Mode <sup>6</sup> at 1.0 V, 1 k $\Omega$ resistive load		1.3		MHz
		Low Current Mode: ±1 μA, 3 MΩ resistive load		3		KHz
		Low Current Mode: ±3 μA, 1 MΩ resistive load		7		KHz
		Low Current Mode: $\pm 10 \ \mu$ A, 300 k $\Omega$ resistive load		25		KHz
		Low Current Mode: $\pm 30 \ \mu$ A, 105 k $\Omega$ resistive load		78		KHz

Notes:

1. VRSM is the maximum voltage drop across the current sense resistor.

2. Analog inputs used as digital inputs can tolerate the same voltage limits as the corresponding analog pad. There is no reliability concern on digital inputs as long as VIND does not exceed these limits.

3. VIND is limited to VCC33A + 0.2 to allow reaching 10 MHz input frequency.

4. An averaging of 1,024 samples (LPF setting in Analog System Builder) is required and the maximum capacitance allowed across the AT pins is 500 pF.

- 5. The temperature offset is a fixed positive value.
- 6. The high current mode has a maximum power limit of 20 mW. Appropriate current limit resistors must be used, based on voltage on the pad.
- 7. When using SmartGen Analog System Builder, CalibIP is required to obtain specified offset. For further details on CalibIP, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.



# Table 2-52 • Calibrated Analog Channel Accuracy 1,2,3Worst-Case Industrial Conditions, TJ = 85°C

		Condition	Total Channel Error (LSB)		(LSB)	
Analog Pad	Prescaler Range (V)	Input Voltage <sup>4</sup> (V)	Negative Max.	Median	Positive Max.	
P	ositive Range		A	DC in 10-Bit Mo	ode	
AV, AC	16	0.300 to 12.0	-6	1	6	
	8	0.250 to 8.00	-6	0	6	
	4	0.200 to 4.00	-7	-1	7	
	2	0.150 to 2.00	-7	0	7	
	1	0.050 to 1.00	-6	-1	6	
AT	16	0.300 to 16.0	-5	0	5	
	4	0.100 to 4.00	-7	-1	7	
Ne	egative Range		A	ADC in 10-Bit Mode		
AV, AC	16	-0.400 to -10.5	-7	1	9	
	8	-0.350 to -8.00	-7	-1	7	
	4	-0.300 to -4.00	-7	-2	9	
	2	-0.250 to -2.00	-7	-2	7	
	1	-0.050 to -1.00	-16	-1	20	

Notes:

1. Channel Accuracy includes prescaler and ADC accuracies. For 12-bit mode, multiply the LSB count by 4. For 8-bit mode, divide the LSB count by 4. Overall accuracy remains the same.

2. Requires enabling Analog Calibration using SmartGen Analog System Builder. For further details, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.

3. Calibrated with two-point calibration methodology, using 20% and 80% full-scale points.

4. The lower limit of the input voltage is determined by the prescaler input offset.

	Calib	Direct ADC <sup>2,3</sup> (%FSR)						
Input Voltage (V)	16 V (AT)	16 V (12 V) (AV/AC)	8 V (AV/AC)	4 V (AT)	4 V (AV/AC)	2 V (AV/AC)	1 V (AV/AC)	VAREF = 2.56 V
15	1							
14	1							
12	1	1						
5	2	2	1					
3.3	2	2	1	1	1			
2.5	3	2	1	1	1			1
1.8	4	4	1	1	1	1		1
1.5	5	5	2	2	2	1		1
1.2	7	6	2	2	2	1		1
0.9	9	9	4	3	3	1	1	1

# Table 2-53 • Analog Channel Accuracy: Monitoring Standard Positive Voltages Typical Conditions, T<sub>A</sub> = 25°C

Notes:

1. Requires enabling Analog Calibration using SmartGen Analog System Builder. For further details, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.

2. Direct ADC mode using an external VAREF of 2.56V±4.6mV, without Analog Calibration macro.

3. For input greater than 2.56 V, the ADC output will saturate. A higher VAREF or prescaler usage is recommended.

# Examples

## Calculating Accuracy for an Uncalibrated Analog Channel

### Formula

For a given prescaler range, EQ 30 gives the output voltage.

Output Voltage = (Channel Output Offset in V) + (Input Voltage x Channel Gain)

EQ 30

### where

Channel Output offset in V = Channel Input offset in LSBs x Equivalent voltage per LSB Channel Gain Factor = 1 + (% Channel Gain / 100)

### Example

Input Voltage = 5 V Chosen Prescaler range = 8 V range Refer to Table 2-51 on page 2-122.

Max. Output Voltage = (Max Positive input offset) + (Input Voltage x Max Positive Channel Gain)

Max. Positive input offset = (21 LSB) x (8 mV per LSB in 10-bit mode) Max. Positive input offset = 166 mV Max. Positive Gain Error = +3% Max. Positive Channel Gain = 1 + (+3% / 100) Max. Positive Channel Gain = 1.03 Max. Output Voltage = (166 mV) + (5 V x 1.03) Max. Output Voltage = **5.316 V** 





Figure 2-99 • Fusion Pro I/O Bank Detail Showing VREF Minibanks (north side of AFS600 and AFS1500)

Table 2-67 • I/O Standards	Supported by	Bank Type
----------------------------	--------------	-----------

I/O Bank	Single-Ended I/O Standards	Differential I/O Standards	Voltage-Referenced	Hot- Swap
Standard I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V	-	_	Yes
Advanced I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI / 3.3 V PCI-X	LVPECL and LVDS	-	-
Pro I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI / 3.3 V PCI-X	LVPECL and LVDS	GTL+2.5 V / 3.3 V, GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3 Class I and II	Yes



# Table 2-71 • Fusion Standard and Advanced I/O Features

I/O Bank Voltage (typical)	Minibank Voltage (typical)	LVTTL/LVCMOS 3.3 V	LVCMOS 2.5 V	LVCMOS 1.8 V	LVCMOS 1.5 V	3.3 V PCI / PCI-X	GTL + (3.3 V)	GTL + (2.5 V)	GTL (3.3 V)	GTL (2.5 V)	HSTL Class I and II (1.5 V)	SSTL2 Class I and II (2.5 V)	SSTL3 Class I and II (3.3 V)	LVDS (2.5 V ± 5%)	LVPECL (3.3 V)
3.3 V	-														
	0.80 V														
	1.00 V														
	1.50 V														
2.5 V	-														
	0.80 V														
	1.00 V														
	1.25 V														
1.8 V	-														
1.5 V	-														
	0.75 V														

Note: White box: Allowable I/O standard combinations Gray box: Illegal I/O standard combinations

## Table 2-78 • Fusion Standard I/O Standards—OUT\_DRIVE Settings

		OUT_DRIVE (mA)								
I/O Standards	2	4	6	8	Sle	ew .				
LVTTL/LVCMOS 3.3 V	3	3	3	3	High	Low				
LVCMOS 2.5 V	3	3	3	3	High	Low				
LVCMOS 1.8 V	3	3	-	-	High	Low				
LVCMOS 1.5 V	3	_	-	-	High	Low				

# Table 2-79 • Fusion Advanced I/O Standards—SLEW and OUT\_DRIVE Settings

		OUT_DRIVE (mA)										
I/O Standards	2	4	6	8	12	16	Sle	ew .				
LVTTL/LVCMOS 3.3 V	3	3	3	3	3	3	High	Low				
LVCMOS 2.5 V	3	3	3	3	3	-	High	Low				
LVCMOS 1.8 V	3	3	3	3	-	-	High	Low				
LVCMOS 1.5 V	3	3	_	_	_	_	High	Low				

Table 2-80	<ul> <li>Fusion Pro</li> </ul>	I/O Standards-	-SLEW and OUT	DRIVE Settings
------------	--------------------------------	----------------	---------------	----------------

I/O Standards	2	4	6	8	12	16	24	Sle	w
LVTTL/LVCMOS 3.3 V	3	3	3	3	3	3	3	High	Low
LVCMOS 2.5 V	3	3	3	3	3	3	3	High	Low
LVCMOS 2.5 V/5.0 V	3	3	3	3	3	3	3	High	Low
LVCMOS 1.8 V	3	3	3	3	3	3	-	High	Low
LVCMOS 1.5 V	3	3	3	3	3	_	_	High	Low



## Table 2-105 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

Drive	Speed						<sup>τ</sup> ΕΟU							11
Strength	Grade	TDOUT	τ <sub>DP</sub>	τ <sub>DIN</sub>	τ <sub>ΡΥ</sub>	τ <sub>PYS</sub>	Т	۲ZL	τzΗ	ιLZ	τ <sub>HZ</sub>	τ <sub>ZLS</sub>	τ <sub>zhs</sub>	Units
4 mA	Std.	0.66	7.88	0.04	1.20	1.57	0.43	8.03	6.70	2.69	2.59	10.26	8.94	ns
	-1	0.56	6.71	0.04	1.02	1.33	0.36	6.83	5.70	2.29	2.20	8.73	7.60	ns
	-2	0.49	5.89	0.03	0.90	1.17	0.32	6.00	5.01	2.01	1.93	7.67	6.67	ns
8 mA	Std.	0.66	5.08	0.04	1.20	1.57	0.43	5.17	4.14	3.05	3.21	7.41	6.38	ns
	-1	0.56	4.32	0.04	1.02	1.33	0.36	4.40	3.52	2.59	2.73	6.30	5.43	ns
	-2	0.49	3.79	0.03	0.90	1.17	0.32	3.86	3.09	2.28	2.40	5.53	4.76	ns
12 mA	Std.	0.66	3.67	0.04	1.20	1.57	0.43	3.74	2.87	3.28	3.61	5.97	5.11	ns
	-1	0.56	3.12	0.04	1.02	1.33	0.36	3.18	2.44	2.79	3.07	5.08	4.34	ns
	-2	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
16 mA	Std.	0.66	3.46	0.04	1.20	1.57	0.43	3.53	2.61	3.33	3.72	5.76	4.84	ns
	-1	0.56	2.95	0.04	1.02	1.33	0.36	3.00	2.22	2.83	3.17	4.90	4.12	ns
	-2	0.49	2.59	0.03	0.90	1.17	0.32	2.63	1.95	2.49	2.78	4.30	3.62	ns
24 mA	Std.	0.66	3.21	0.04	1.20	1.57	0.43	3.27	2.16	3.39	4.13	5.50	4.39	ns
	-1	0.56	2.73	0.04	1.02	1.33	0.36	2.78	1.83	2.88	3.51	4.68	3.74	ns
	-2	0.49	2.39	0.03	0.90	1.17	0.32	2.44	1.61	2.53	3.08	4.11	3.28	ns

## Timing Characteristics

Table 2-120 • 1.8 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	15.84	0.04	1.45	1.91	0.43	15.65	15.84	2.78	1.58	17.89	18.07	ns
	-1	0.56	13.47	0.04	1.23	1.62	0.36	13.31	13.47	2.37	1.35	15.22	15.37	ns
	-2	0.49	11.83	0.03	1.08	1.42	0.32	11.69	11.83	2.08	1.18	13.36	13.50	ns
4 mA	Std.	0.66	11.39	0.04	1.45	1.91	0.43	11.60	10.76	3.26	2.77	13.84	12.99	ns
	-1	0.56	9.69	0.04	1.23	1.62	0.36	9.87	9.15	2.77	2.36	11.77	11.05	ns
	-2	0.49	8.51	0.03	1.08	1.42	0.32	8.66	8.03	2.43	2.07	10.33	9.70	ns
8 mA	Std.	0.66	8.97	0.04	1.45	1.91	0.43	9.14	8.10	3.57	3.36	11.37	10.33	ns
	-1	0.56	7.63	0.04	1.23	1.62	0.36	7.77	6.89	3.04	2.86	9.67	8.79	ns
	-2	0.49	6.70	0.03	1.08	1.42	0.32	6.82	6.05	2.66	2.51	8.49	7.72	ns
12 mA	Std.	0.66	8.35	0.04	1.45	1.91	0.43	8.50	7.59	3.64	3.52	10.74	9.82	ns
	-1	0.56	7.10	0.04	1.23	1.62	0.36	7.23	6.45	3.10	3.00	9.14	8.35	ns
	-2	0.49	6.24	0.03	1.08	1.42	0.32	6.35	5.66	2.72	2.63	8.02	7.33	ns
16 mA	Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns
	-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns
	-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns

## Table 2-122 • 1.8 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	15.53	0.04	1.31	0.43	14.11	15.53	2.78	1.60	16.35	17.77	ns
	-1	0.56	13.21	0.04	1.11	0.36	12.01	13.21	2.36	1.36	13.91	15.11	ns
	-2 <sup>2</sup>	0.49	11.60	0.03	0.98	0.32	10.54	11.60	2.07	1.19	12.21	13.27	ns
4 mA	Std.	0.66	10.48	0.04	1.31	0.43	10.41	10.48	3.23	2.73	12.65	12.71	ns
	-1	0.56	8.91	0.04	1.11	0.36	8.86	8.91	2.75	2.33	10.76	10.81	ns
	-2	0.49	7.82	0.03	0.98	0.32	7.77	7.82	2.41	2.04	9.44	9.49	ns
8 mA	Std.	0.66	8.05	0.04	1.31	0.43	8.20	7.84	3.54	3.27	10.43	10.08	ns
	-1	0.56	6.85	0.04	1.11	0.36	6.97	6.67	3.01	2.78	8.88	8.57	ns
	-2	0.49	6.01	0.03	0.98	0.32	6.12	5.86	2.64	2.44	7.79	7.53	ns
12 mA	Std.	0.66	7.50	0.04	1.31	0.43	7.64	7.30	3.61	3.41	9.88	9.53	ns
	-1	0.56	6.38	0.04	1.11	0.36	6.50	6.21	3.07	2.90	8.40	8.11	ns
	-2	0.49	5.60	0.03	0.98	0.32	5.71	5.45	2.69	2.55	7.38	7.12	ns
16 mA	Std.	0.66	7.29	0.04	1.31	0.43	7.23	7.29	3.71	3.95	9.47	9.53	ns
	-1	0.56	6.20	0.04	1.11	0.36	6.15	6.20	3.15	3.36	8.06	8.11	ns
	-2	0.49	5.45	0.03	0.98	0.32	5.40	5.45	2.77	2.95	7.07	7.12	ns

## Timing Characteristics

Table 2-128 • 1.5 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	14.11	0.04	1.70	2.14	0.43	14.37	13.14	3.40	2.68	16.61	15.37	ns
	-1	0.56	12.00	0.04	1.44	1.82	0.36	12.22	11.17	2.90	2.28	14.13	13.08	ns
	-2	0.49	10.54	0.03	1.27	1.60	0.32	10.73	9.81	2.54	2.00	12.40	11.48	ns
4 mA	Std.	0.66	11.23	0.04	1.70	2.14	0.43	11.44	9.87	3.77	3.36	13.68	12.10	ns
	-1	0.56	9.55	0.04	1.44	1.82	0.36	9.73	8.39	3.21	2.86	11.63	10.29	ns
	-2	0.49	8.39	0.03	1.27	1.60	0.32	8.54	7.37	2.81	2.51	10.21	9.04	ns
8 mA	Std.	0.66	10.45	0.04	1.70	2.14	0.43	10.65	9.24	3.84	3.55	12.88	11.48	ns
	-1	0.56	8.89	0.04	1.44	1.82	0.36	9.06	7.86	3.27	3.02	10.96	9.76	ns
	-2	0.49	7.81	0.03	1.27	1.60	0.32	7.95	6.90	2.87	2.65	9.62	8.57	ns
12 mA	Std.	0.66	10.02	0.04	1.70	2.14	0.43	10.20	9.23	3.97	4.22	12.44	11.47	ns
	-1	0.56	8.52	0.04	1.44	1.82	0.36	8.68	7.85	3.38	3.59	10.58	9.75	ns
	-2	0.49	7.48	0.03	1.27	1.60	0.32	7.62	6.89	2.97	3.15	9.29	8.56	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

## Table 2-129 • 1.5 V LVCMOS High Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOU</sub> T	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	8.53	0.04	1.70	2.14	0.43	7.26	8.53	3.39	2.79	9.50	10.77	ns
	-1	0.56	7.26	0.04	1.44	1.82	0.36	6.18	7.26	2.89	2.37	8.08	9.16	ns
	-2	0.49	6.37	0.03	1.27	1.60	0.32	5.42	6.37	2.53	2.08	7.09	8.04	ns
4 mA	Std.	0.66	5.41	0.04	1.70	2.14	0.43	5.22	5.41	3.75	3.48	7.45	7.65	ns
	-1	0.56	4.60	0.04	1.44	1.82	0.36	4.44	4.60	3.19	2.96	6.34	6.50	ns
	-2	0.49	4.04	0.03	1.27	1.60	0.32	3.89	4.04	2.80	2.60	5.56	5.71	ns
8 mA	Std.	0.66	4.80	0.04	1.70	2.14	0.43	4.89	4.75	3.83	3.67	7.13	6.98	ns
	-1	0.56	4.09	0.04	1.44	1.82	0.36	4.16	4.04	3.26	3.12	6.06	5.94	ns
	-2	0.49	3.59	0.03	1.27	1.60	0.32	3.65	3.54	2.86	2.74	5.32	5.21	ns
12 mA	Std.	0.66	4.42	0.04	1.70	2.14	0.43	4.50	3.62	3.96	4.37	6.74	5.86	ns
	-1	0.56	3.76	0.04	1.44	1.82	0.36	3.83	3.08	3.37	3.72	5.73	4.98	ns
	-2	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns

Parameter	Description	Conditions	Temp.	Min	Тур	Мах	Unit
ICC <sup>1</sup>	1.5 V quiescent current	Operational standby <sup>4</sup> ,	T <sub>J</sub> = 25°C		4.8	10	mA
		VCC = 1.575 V	T <sub>J</sub> = 85°C		8.2	30	mA
			T <sub>J</sub> = 100°C		15	50	mA
		Standby mode <sup>5</sup> or Sleep mode <sup>6</sup> , VCC = 0 V			0	0	μA
ICC33 <sup>2</sup>	3.3 V analog supplies	Operational standby <sup>4</sup> ,	T <sub>J</sub> = 25°C		9.8	13	mA
	current	VCC33 = 3.63 V	T <sub>J</sub> = 85°C		9.8	14	mA
			T <sub>J</sub> = 100°C		10.8	15	mA
		Operational standby, only	T <sub>J</sub> = 25°C		0.29	2	mA
		Analog Quad and –3.3 V output ON, VCC33 = 3.63 V	T <sub>J</sub> = 85°C		0.31	2	mA
			T <sub>J</sub> = 100°C		0.45	2	mA
		Standby mode <sup>5</sup> , VCC33 = 3.63V	T <sub>J</sub> = 25°C		2.9	3.0	mA
			T <sub>J</sub> = 85°C		2.9	3.1	mA
			T <sub>J</sub> = 100°C		3.5	6	mA
		Sleep mode <sup>6</sup> , VCC33 = 3.63 V	T <sub>J</sub> = 25°C		19	18	μA
			T <sub>J</sub> = 85°C		19	20	μA
			T <sub>J</sub> = 100°C		24	25	μA
ICCI <sup>3</sup>	I/O quiescent current	Operational standby <sup>6</sup> ,	T <sub>J</sub> = 25°C		266	437	μA
		VCCIX = 3.63 V	T <sub>J</sub> = 85°C		266	437	μA
			T <sub>J</sub> = 100°C		266	437	μΑ
IJTAG	JTAG I/O quiescent current	Operational standby <sup>4</sup> ,	T <sub>J</sub> = 25°C		80	100	μA
		VJIAG = 3.63 V	T <sub>J</sub> = 85°C		80	100	μΑ
			T <sub>J</sub> = 100°C		80	100	μA
		Standby mode <sup>5</sup> or Sleep mode <sup>6</sup> , VJTAG = 0 V			0	0	μA

Table 3-10 • AFS250 Quiescent Supply Cu	urrent Characteristics
---	------------------------

Notes:

1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, and ICCI2.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTA G = VPUMP = 0 V.

FG256									
Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function					
A1	GND	GND	GND	GND					
A2	VCCIB0	VCCIB0	VCCIB0	VCCIB0					
A3	GAB0/IO02RSB0V0	GAA0/IO00RSB0V0	GAA0/IO01NDB0V0	GAA0/IO01NDB0V0					
A4	GAB1/IO03RSB0V0	GAA1/IO01RSB0V0	GAA1/IO01PDB0V0	GAA1/IO01PDB0V0					
A5	GND	GND	GND	GND					
A6	IO07RSB0V0	IO11RSB0V0	IO10PDB0V1	IO07PDB0V1					
A7	IO10RSB0V0	IO14RSB0V0	IO12PDB0V1	IO13PDB0V2					
A8	IO11RSB0V0	IO15RSB0V0	IO12NDB0V1	IO13NDB0V2					
A9	IO16RSB0V0	IO24RSB0V0	IO22NDB1V0	IO24NDB1V0					
A10	IO17RSB0V0	IO25RSB0V0	IO22PDB1V0	IO24PDB1V0					
A11	IO18RSB0V0	IO26RSB0V0	IO24NDB1V1	IO29NDB1V1					
A12	GND	GND	GND	GND					
A13	GBC0/IO25RSB0V0	GBA0/IO38RSB0V0	GBA0/IO28NDB1V1	GBA0/IO42NDB1V2					
A14	GBA0/IO29RSB0V0	IO32RSB0V0	IO29NDB1V1	IO43NDB1V2					
A15	VCCIB0	VCCIB0	VCCIB1	VCCIB1					
A16	GND	GND	GND	GND					
B1	VCOMPLA	VCOMPLA	VCOMPLA	VCOMPLA					
B2	VCCPLA	VCCPLA	VCCPLA	VCCPLA					
B3	GAA0/IO00RSB0V0	IO07RSB0V0	IO00NDB0V0	IO00NDB0V0					
B4	GAA1/IO01RSB0V0	IO06RSB0V0	IO00PDB0V0	IO00PDB0V0					
B5	NC	GAB1/IO03RSB0V0	GAB1/IO02PPB0V0	GAB1/IO02PPB0V0					
B6	IO06RSB0V0	IO10RSB0V0	IO10NDB0V1	IO07NDB0V1					
B7	VCCIB0	VCCIB0	VCCIB0	VCCIB0					
B8	IO12RSB0V0	IO16RSB0V0	IO18NDB1V0	IO22NDB1V0					
В9	IO13RSB0V0	IO17RSB0V0	IO18PDB1V0	IO22PDB1V0					
B10	VCCIB0	VCCIB0	VCCIB1	VCCIB1					
B11	IO19RSB0V0	IO27RSB0V0	IO24PDB1V1	IO29PDB1V1					
B12	GBB0/IO27RSB0V0	GBC0/IO34RSB0V0	GBC0/IO26NPB1V1	GBC0/IO40NPB1V2					
B13	GBC1/IO26RSB0V0	GBA1/IO39RSB0V0	GBA1/IO28PDB1V1	GBA1/IO42PDB1V2					
B14	GBA1/IO30RSB0V0	IO33RSB0V0	IO29PDB1V1	IO43PDB1V2					
B15	NC	NC	VCCPLB	VCCPLB					
B16	NC	NC	VCOMPLB	VCOMPLB					
C1	VCCIB3	VCCIB3	VCCIB4	VCCIB4					
C2	GND	GND	GND	GND					
C3	VCCIB3	VCCIB3	VCCIB4	VCCIB4					
C4	NC	NC	VCCIB0	VCCIB0					
C5	VCCIB0	VCCIB0	VCCIB0	VCCIB0					
C6	GAC1/IO05RSB0V0	GAC1/IO05RSB0V0	GAC1/IO03PDB0V0	GAC1/IO03PDB0V0					



Pin Number         AFS090 Function         AFS250 Function         AFS600 Function         AFS1500 Function           M15         TRST         TRST         TRST         TRST         TRST           M16         GND         GND         GND         GND         GND           N1         GEB2/IO42PD83V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO68PDB4V0           N2         GEA2/IO42PD83V0         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG3         AG3         AG3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N11         NC         NC         AC8         AC8	FG256									
M15         TRST         TRST         TRST         TRST           M16         GND         GND         GND         GND         GND           N1         GEB2/IO42PDB3V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO58PDB4V0         GEB2/IO58PDB4V0           N2         GEA2/IO42NDB3V0         IO59NDB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP         VCC15A           N6         NC         NC         AG0         AG0         AG3           N6         NC         NC         AG3         AC3         AC3           N8         AG3         AG3         AG5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC3VM           N14         VCCNVM         VCCNVM         VCC	Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function					
M16         GND         GND         GND         GND           N1         GEB2/IO42PDB3V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO80PDB4V0           N2         GEA2/IO42NDB3V0         IO59NDB3V0         GEA2/IO58PPB4V0         GEA2/IO86PDB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO85PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK <td>M15</td> <td>TRST</td> <td>TRST</td> <td>TRST</td> <td>TRST</td>	M15	TRST	TRST	TRST	TRST					
N1         GEB2/IO42PDB3V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO68PDB4V0           N2         GEA2/IO42NDB3V0         IO59NDB3V0         IO59NDB4V0         IO68NDB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO68PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG6           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N13         VCC33A         VCC33A         VCC33A         VCC3A           N14         VCC	M16	GND	GND	GND	GND					
N2         GEA2/IO42NDB3V0         IO59NDB3V0         IO59NDB4V0         IO86NDB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO68PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A	N1	GEB2/IO42PDB3V0	GEB2/IO59PDB3V0	GEB2/IO59PDB4V0	GEB2/IO86PDB4V0					
N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO85PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC33PMP           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK           N16         TDI         TDI         TDI         TDI           P1         VCCNVM         VCCNVM         VCCNVM         VCCNVM           P2         GNDNVM         GNDA	N2	GEA2/IO42NDB3V0	IO59NDB3V0	IO59NDB4V0	IO86NDB4V0					
N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK           N16         TDI         TDI         TDI         TDI           P1         VCCNVM         VCCNVM         VCCNVM           P2         GNDNVM         GNDA         GNDA         GNDA           P4         NC         NC         AC0         AC0         <	N3	NC	GEA2/IO58PPB3V0	GEA2/IO58PPB4V0	GEA2/IO85PPB4V0					
N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK           N16         TDI         TDI         TDI         TDI           P1         VC	N4	VCC33PMP	VCC33PMP	VCC33PMP	VCC33PMP					
N6NCNCAG0AG0N7AC1AC1AC3AC3N8AG3AG3AG5AG5N9AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG1P7AG0AG2AG2AG2AG2AG2AG2AG2P1NCNCAV1AV1P1NCP1NCNCAG0AG0AG2AG2AG2AG2AG3AG2AG4AG4AG2AG2AG2AG2AG2AG2AG2AG2AG3AG2AG2AG2AG2AG2AG3AG3AG4AG4AG4AG2AG2AG2AG2AG3AG3AG3AG3AG3AG3AG4AG4AG4 <td< td=""><td>N5</td><td>VCC15A</td><td>VCC15A</td><td>VCC15A</td><td>VCC15A</td></td<>	N5	VCC15A	VCC15A	VCC15A	VCC15A					
N7AC1AC1AC3AC3N8AG3AG3AG5AG5N9AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDAGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P6NCNCAC2AG0AG2AG2AG2AG2AG2AG0AG0AG2P10NCAC5AC7AC7P11NCNCAG8AG8P12NCNCAG8AG8	N6	NC	NC	AG0	AG0					
N8AG3AG3AG5AG5N9AV3AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P6NCNCAG2P8AG2AG2AG4P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8AG8AG8	N7	AC1	AC1	AC3	AC3					
N9AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AG8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P6NCNCAG2P8AG2AG2AG2P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAC8P12NCNCAC7P11NCNCAC8P12NCNCAG8AG8	N8	AG3	AG3	AG5	AG5					
N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG2P8AG2AG2AG2P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8AG8AG8AG8	N9	AV3	AV3	AV5	AV5					
N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P7AG0AG2AG2P8AG2AG2AG4P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8	N10	AG4	AG4	AG6	AG6					
N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG2P8AG2AG2AG4P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8AG8AG8	N11	NC	NC	AC8	AC8					
N13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG2P8AG2AG2P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAG8AG8AG8	N12	GNDA	GNDA	GNDA	GNDA					
N14VCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG2AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCNCAG8AV8P12NCNCAC8AG8	N13	VCC33A	VCC33A	VCC33A	VCC33A					
N15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AV8P12NCNCAG8AG8	N14	VCCNVM	VCCNVM	VCCNVM	VCCNVM					
N16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAG2AG2P8AG2AG2AG2AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AG8P12NCNCAG8AG8	N15	TCK	TCK	TCK	TCK					
P1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAG8AG8	N16	TDI	TDI	TDI	TDI					
P2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AV8P12NCNCAG8AG8	P1	VCCNVM	VCCNVM	VCCNVM	VCCNVM					
P3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AG8	P2	GNDNVM	GNDNVM	GNDNVM	GNDNVM					
P4NCNCAC0AC0P5NCNCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAG8AG8	P3	GNDA	GNDA	GNDA	GNDA					
P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P4	NC	NC	AC0	AC0					
P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P5	NC	NC	AG1	AG1					
P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P6	NC	NC	AV1	AV1					
P8AG2AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P7	AG0	AG0	AG2	AG2					
P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P8	AG2	AG2	AG4	AG4					
P10         NC         AC5         AC7         AC7           P11         NC         NC         AV8         AV8           P12         NC         NC         AG8         AG8	P9	GNDA	GNDA	GNDA	GNDA					
P11         NC         NC         AV8         AV8           P12         NC         NC         AG8         AG8	P10	NC	AC5	AC7	AC7					
P12 NC NC AG8 AG8	P11	NC	NC	AV8	AV8					
	P12	NC	NC	AG8	AG8					
P13 NC NC AV9 AV9	P13	NC	NC	AV9	AV9					
P14 ADCGNDREF ADCGNDREF ADCGNDREF ADCGNDREF	P14	ADCGNDREF	ADCGNDREF	ADCGNDREF	ADCGNDREF					
P15 PTBASE PTBASE PTBASE PTBASE PTBASE	P15	PTBASE	PTBASE	PTBASE	PTBASE					
P16 GNDNVM GNDNVM GNDNVM GNDNVM	P16	GNDNVM	GNDNVM	GNDNVM	GNDNVM					
R1 VCCIB3 VCCIB3 VCCIB4 VCCIB4	R1	VCCIB3	VCCIB3	VCCIB4	VCCIB4					
R2 PCAP PCAP PCAP PCAP PCAP	R2	PCAP	PCAP	PCAP	PCAP					
R3 NC NC AT1 AT1	R3	NC	NC	AT1	AT1					
R4 NC NC ATO ATO	R4	NC	NC	AT0	AT0					

	FG484		FG484						
Pin Number	AFS600 Function	AFS1500 Function	Pin Number	AFS600 Function	AFS1500 Function				
B5	IO05NDB0V0	IO04NDB0V0	C18	VCCIB1	VCCIB1				
B6	IO05PDB0V0	IO04PDB0V0	C19	VCOMPLB	VCOMPLB				
B7	GND	GND	C20	GBA2/IO30PDB2V0	GBA2/IO44PDB2V0				
B8	IO10NDB0V1	IO09NDB0V1	C21	NC	IO48PSB2V0				
B9	IO13PDB0V1	IO11PDB0V1	C22	GBB2/IO31PDB2V0	GBB2/IO45PDB2V0				
B10	GND	GND	D1	IO82NDB4V0	IO121NDB4V0				
B11	IO17NDB1V0	IO24NDB1V0	D2	GND	GND				
B12	IO18NDB1V0	IO26NDB1V0	D3	IO83NDB4V0	IO123NDB4V0				
B13	GND	GND	D4	GAC2/IO83PDB4V0	GAC2/IO123PDB4V0				
B14	IO21NDB1V0	IO31NDB1V1	D5	GAA2/IO85PDB4V0	GAA2/IO125PDB4V0				
B15	IO21PDB1V0	IO31PDB1V1	D6	GAC0/IO03NDB0V0	GAC0/IO03NDB0V0				
B16	GND	GND	D7	GAC1/IO03PDB0V0	GAC1/IO03PDB0V0				
B17	GBC1/IO26PDB1V1	GBC1/IO40PDB1V2	D8	IO09NDB0V1	IO10NDB0V1				
B18	GBA1/IO28PDB1V1	GBA1/IO42PDB1V2	D9	IO09PDB0V1	IO10PDB0V1				
B19	GND	GND	D10	IO11NDB0V1	IO14NDB0V2				
B20	VCCPLB	VCCPLB	D11	IO16NDB1V0	IO23NDB1V0				
B21	GND	GND	D12	IO16PDB1V0	IO23PDB1V0				
B22	VCC	NC	D13	NC	IO32NPB1V1				
C1	IO82PDB4V0	IO121PDB4V0	D14	IO23NDB1V1	IO34NDB1V1				
C2	NC	IO122PSB4V0	D15	IO23PDB1V1	IO34PDB1V1				
C3	IO00NDB0V0	IO00NDB0V0	D16	IO25PDB1V1	IO37PDB1V2				
C4	IO00PDB0V0	IO00PDB0V0	D17	GBB1/IO27PDB1V1	GBB1/IO41PDB1V2				
C5	VCCIB0	VCCIB0	D18	VCCIB2	VCCIB2				
C6	IO06NDB0V0	IO05NDB0V1	D19	NC	IO47PPB2V0				
C7	IO06PDB0V0	IO05PDB0V1	D20	IO30NDB2V0	IO44NDB2V0				
C8	VCCIB0	VCCIB0	D21	GND	GND				
C9	IO13NDB0V1	IO11NDB0V1	D22	IO31NDB2V0	IO45NDB2V0				
C10	IO11PDB0V1	IO14PDB0V2	E1	IO81NDB4V0	IO120NDB4V0				
C11	VCCIB0	VCCIB0	E2	IO81PDB4V0	IO120PDB4V0				
C12	VCCIB1	VCCIB1	E3	VCCIB4	VCCIB4				
C13	IO20NDB1V0	IO29NDB1V1	E4	GAB2/IO84PDB4V0	GAB2/IO124PDB4V0				
C14	IO20PDB1V0	IO29PDB1V1	E5	IO85NDB4V0	IO125NDB4V0				
C15	VCCIB1	VCCIB1	E6	GND	GND				
C16	IO25NDB1V1	IO37NDB1V2	E7	VCCIB0	VCCIB0				
C17	GBB0/IO27NDB1V1	GBB0/IO41NDB1V2	E8	NC	IO08NDB0V1				