

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	114
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/u1afs600-fgg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-4 • Combinatorial Timing Model and Waveforms



## **Array Coordinates**

During many place-and-route operations in the Microsemi Designer software tool, it is possible to set constraints that require array coordinates. Table 2-3 is provided as a reference. The array coordinates are measured from the lower left (0, 0). They can be used in region constraints for specific logic groups/blocks, designated by a wildcard, and can contain core cells, memories, and I/Os.

Table 2-3 provides array coordinates of core cells and memory blocks.

I/O and cell coordinates are used for placement constraints. Two coordinate systems are needed because there is not a one-to-one correspondence between I/O cells and edge core cells. In addition, the I/O coordinate system changes depending on the die/package combination. It is not listed in Table 2-3. The Designer ChipPlanner tool provides array coordinates of all I/O locations. I/O and cell coordinates are used for placement constraints. However, I/O placement is easier by package pin assignment.

Figure 2-7 illustrates the array coordinates of an AFS600 device. For more information on how to use array coordinates for region/placement constraints, see the *Designer User's Guide* or online help (available in the software) for Fusion software tools.

		Vers	saTiles		Memor	y Rows	All		
Device	Min.		Max.		Bottom	Тор	Min.	Max.	
	x	У	x	У	(x, y)	(x, y)	(x, y)	(x, y)	
AFS090	3	2	98	25	None	(3, 26)	(0, 0)	(101, 29)	
AFS250	3	2	130	49	None	(3, 50)	(0, 0)	(133, 53)	
AFS600	3	4	194	75	(3, 2)	(3, 76)	(0, 0)	(197, 79)	
AFS1500	3	4	322	123	(3, 2)	(3, 124)	(0, 0)	(325, 129)	

#### Table 2-3 • Array Coordinates









Figure 2-	-12 •	Global	Network	Architecture
-----------	-------	--------	---------	--------------

#### Table 2-4 • Globals/Spines/Rows by Device

	AFS090	AFS250	AFS600	AFS1500
Global VersaNets (trees)*	9	9	9	9
VersaNet Spines/Tree	4	8	12	20
Total Spines	36	72	108	180
VersaTiles in Each Top or Bottom Spine	384	768	1,152	1,920
Total VersaTiles	2,304	6,144	13,824	38,400

Note: \*There are six chip (main) globals and three globals per quadrant.



Conversely, when writing 4-bit values and reading 9-bit values, the ninth bit of a read operation will be undefined. The RAM blocks employ little-endian byte order for read and write operations.



Figure 2-47 • Fusion RAM Block with Embedded FIFO Controller

The following signals are used to configure the RAM4K9 memory element.

#### WIDTHA and WIDTHB

These signals enable the RAM to be configured in one of four allowable aspect ratios (Table 2-27).

|--|

WIDTHA1, WIDTHA0	WIDTHB1, WIDTHB0	D×W						
00	00	4k×1						
01	01	2k×2						
10	10	1k×4						
11 11 512×9								
Note: The aspect ratio settings are constant and cannot be changed on the fly.								

#### **BLKA and BLKB**

These signals are active low and will enable the respective ports when asserted. When a BLKx signal is deasserted, the corresponding port's outputs hold the previous value.

#### WENA and WENB

These signals switch the RAM between read and write mode for the respective ports. A Low on these signals indicates a write operation, and a High indicates a read.

#### CLKA and CLKB

These are the clock signals for the synchronous read and write operations. These can be driven independently or with the same driver.

#### PIPEA and PIPEB

These signals are used to specify pipelined read on the output. A Low on PIPEA or PIPEB indicates a nonpipelined read, and the data appears on the corresponding output in the same clock cycle. A High indicates a pipelined, read and data appears on the corresponding output in the next clock cycle.

#### WMODEA and WMODEB

These signals are used to configure the behavior of the output when the RAM is in write mode. A Low on these signals makes the output retain data from the previous read. A High indicates pass-through behavior, wherein the data being written will appear immediately on the output. This signal is overridden when the RAM is being read.

#### RESET

This active low signal resets the output to zero, disables reads and writes from the SRAM block, and clears the data hold registers when asserted. It does not reset the contents of the memory.

#### ADDRA and ADDRB

These are used as read or write addresses, and they are 12 bits wide. When a depth of less than 4 k is specified, the unused high-order bits must be grounded (Table 2-28).

#### Table 2-28 • Address Pins Unused/Used for Various Supported Bus Widths

D×W	ADDRx								
	Unused	Used							
4k×1	None	[11:0]							
2k×2	[11]	[10:0]							
1k×4	[11:10]	[9:0]							
512×9	[11:9]	[8:0]							

Note: The "x" in ADDRx implies A or B.



	VAREF		
	ADCGNDREF		
	AV0	DAVOUT0	
	AC0	DACOUT0	
	ΔΤΟ		
	•	DAIOUIU	
	• • •		
	AV9	DAVOUT9	
	AC9	DACOU19	
	AT9	DATOUT9	
	ATRETURN01		
	•	AG0	
	<b>Å</b> TRETURN9	AG1	
	DENAV0	•	
		<u>م</u>	
		A09	
	DEINATU		
	•		
	DENAV0		
	DENAC0		
	DENAT0		
	CMSTB0		
	•		
	ĊSMTB9		
	GDONO		
	CDON0		
	GDON9		
	IMSTBO		
	•		
	TMSTB9		
	MODE[3:0]	BUSY	
	TVC[7:0]	CALIBRATE	
	STC[7:0]	DATAVALID	
	CHNUMBER[4:0]	SAMPLE	
	TMSTINT	RESULTI11:01	
	ADCSTART	RTCMATCH	
	PWRDWN	RICXILSEL	
	ADCRESET	RTCPSMMATCH	
	RTCCLK		
	SYSCLK		
	ACMIVEN	ACMRDATA[7:0]	
<u> </u>	ACMRESET		
	ACMWDATA		
	ACMADDR		
	ACMCLK		
	AE	3	

Figure 2-64 • Analog Block Macro



Typical scaling factors are given in Table 2-57 on page 2-130, and the gain error (which contributes to the minimum and maximum) is in Table 2-49 on page 2-117.





#### Terminology

#### BW – Bandwidth

BW is a range of frequencies that a Channel can handle.

#### Channel

A channel is define as an analog input configured as one of the Prescaler range shown in Table 2-57 on page 2-130. The channel includes the Prescaler circuit and the ADC.

#### **Channel Gain**

Channel Gain is a measured of the deviation of the actual slope from the ideal slope. The slope is measured from the 20% and 80% point.

Gain = 
$$rac{ ext{Gain}_{ ext{actual}}}{ ext{Gain}_{ ext{ideal}}}$$

EQ 1

#### **Channel Gain Error**

Channel Gain Error is a deviation from the ideal slope of the transfer function. The Prescaler Gain Error is expressed as the percent difference between the actual and ideal, as shown in EQ 2.

$$\text{Error}_{\text{Gain}} = (1-\text{Gain}) \times 100\%$$

EQ 2



The rate at which the gate voltage of the external MOSFET slews is determined by the current,  $I_g$ , sourced or sunk by the AG pin and the gate-to-source capacitance,  $C_{GS}$ , of the external MOSFET. As an approximation, the slew rate is given by EQ 6.

$$dv/dt = I_g / C_{GS}$$

EQ 6

 $C_{GS}$  is not a fixed capacitance but, depending on the circuitry connected to its drain terminal, can vary significantly during the course of a turn-on or turn-off transient. Thus, EQ 6 on page 2-91 can only be used for a first-order estimate of the switching speed of the external MOSFET.



Figure 2-75 • Gate Driver Example

There are several popular ADC architectures, each with advantages and limitations.

The analog-to-digital converter in Fusion devices is a switched-capacitor Successive Approximation Register (SAR) ADC. It supports 8-, 10-, and 12-bit modes of operation with a cumulative sample rate up to 600 k samples per second (ksps). Built-in bandgap circuitry offers 1% internal voltage reference accuracy or an external reference voltage can be used.

As shown in Figure 2-81, a SAR ADC contains N capacitors with binary-weighted values.



Figure 2-81 • Example SAR ADC Architecture

To begin a conversion, all of the capacitors are quickly discharged. Then VIN is applied to all the capacitors for a period of time (acquisition time) during which the capacitors are charged to a value very close to VIN. Then all of the capacitors are switched to ground, and thus –VIN is applied across the comparator. Now the conversion process begins. First, C is switched to VREF Because of the binary weighting of the capacitors, the voltage at the input of the comparator is then shown by EQ 11.

Voltage at input of comparator = -VIN + VREF / 2

EQ 11

If VIN is greater than VREF / 2, the output of the comparator is 1; otherwise, the comparator output is 0. A register is clocked to retain this value as the MSB of the result. Next, if the MSB is 0, C is switched back to ground; otherwise, it remains connected to VREF, and C / 2 is connected to VREF. The result at the comparator input is now either –VIN + VREF / 4 or –VIN + 3 VREF / 4 (depending on the state of the MSB), and the comparator output now indicates the value of the next most significant bit. This bit is likewise registered, and the process continues for each subsequent bit until a conversion is complete. The conversion process requires some acquisition time plus N + 1 ADC clock cycles to complete.

# I/O Software Support

In the Fusion development software, default settings have been defined for the various I/O standards supported. Changes can be made to the default settings via the use of attributes; however, not all I/O attributes are applicable for all I/O standards. Table 2-84 and Table 2-85 list the valid I/O attributes that can be manipulated by the user for each I/O standard.

Single-ended I/O standards in Fusion support up to five different drive strengths.

Table 2-84 • Fusion Standard and Advanced I/O Attributes vs. I/O Standard Applications

I/O Standards	SLEW (output only)	OUT_DRIVE (output only)	SKEW (all macros with OE)*	RES PULL	OUT_LOAD (output only)	COMBINE REGISTER
LVTTL/LVCMOS 3.3 V	3	3	3	3	3	3
LVCMOS 2.5 V	3	3	3	3	3	3
LVCMOS 2.5/5.0 V	3	3	3	3	3	3
LVCMOS 1.8 V	3	3	3	3	3	3
LVCMOS 1.5 V	3	3	3	3	3	3
PCI (3.3 V)			3		3	3
PCI-X (3.3 V)	3		3		3	3
LVDS, BLVDS, M-LVDS			3			3
LVPECL						3

Note: \* This feature does not apply to the standard I/O banks, which are the north I/O banks of AFS090 and AFS250 devices





*Figure 2-116* • Input Buffer Timing Model and Delays (example)



Device Architecture

#### Table 2-105 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

Drive	Speed						<sup>τ</sup> ΕΟU							11
Strength	Grade	TDOUT	τ <sub>DP</sub>	τ <sub>DIN</sub>	τ <sub>ΡΥ</sub>	τ <sub>PYS</sub>	Т	۲ZL	τzΗ	ιLZ	τ <sub>HZ</sub>	τ <sub>ZLS</sub>	τ <sub>zhs</sub>	Units
4 mA	Std.	0.66	7.88	0.04	1.20	1.57	0.43	8.03	6.70	2.69	2.59	10.26	8.94	ns
	-1	0.56	6.71	0.04	1.02	1.33	0.36	6.83	5.70	2.29	2.20	8.73	7.60	ns
	-2	0.49	5.89	0.03	0.90	1.17	0.32	6.00	5.01	2.01	1.93	7.67	6.67	ns
8 mA	Std.	0.66	5.08	0.04	1.20	1.57	0.43	5.17	4.14	3.05	3.21	7.41	6.38	ns
	-1	0.56	4.32	0.04	1.02	1.33	0.36	4.40	3.52	2.59	2.73	6.30	5.43	ns
	-2	0.49	3.79	0.03	0.90	1.17	0.32	3.86	3.09	2.28	2.40	5.53	4.76	ns
12 mA	Std.	0.66	3.67	0.04	1.20	1.57	0.43	3.74	2.87	3.28	3.61	5.97	5.11	ns
	-1	0.56	3.12	0.04	1.02	1.33	0.36	3.18	2.44	2.79	3.07	5.08	4.34	ns
	-2	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
16 mA	Std.	0.66	3.46	0.04	1.20	1.57	0.43	3.53	2.61	3.33	3.72	5.76	4.84	ns
	-1	0.56	2.95	0.04	1.02	1.33	0.36	3.00	2.22	2.83	3.17	4.90	4.12	ns
	-2	0.49	2.59	0.03	0.90	1.17	0.32	2.63	1.95	2.49	2.78	4.30	3.62	ns
24 mA	Std.	0.66	3.21	0.04	1.20	1.57	0.43	3.27	2.16	3.39	4.13	5.50	4.39	ns
	-1	0.56	2.73	0.04	1.02	1.33	0.36	2.78	1.83	2.88	3.51	4.68	3.74	ns
	-2	0.49	2.39	0.03	0.90	1.17	0.32	2.44	1.61	2.53	3.08	4.11	3.28	ns

# Table 2-132 • 1.5 V LVCMOS Low Slew<br/>Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,<br/>Worst-Case VCCI = 1.4 V<br/>Applicable to Standard I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	12.33	0.04	1.42	0.43	11.79	12.33	2.45	2.32	ns
	-1	0.56	10.49	0.04	1.21	0.36	10.03	10.49	2.08	1.98	ns
	-2	0.49	9.21	0.03	1.06	0.32	8.81	9.21	1.83	1.73	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-133 • 1.5 V LVCMOS High Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	7.65	0.04	1.42	0.43	6.31	7.65	2.45	2.45	ns
	-1	0.56	6.50	0.04	1.21	0.36	5.37	6.50	2.08	2.08	ns
	-2	0.49	5.71	0.03	1.06	0.32	4.71	5.71	1.83	1.83	ns

#### Timing Characteristics

#### Table 2-136 • 3.3 V PCI/PCI-X

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	2.81	0.04	1.05	1.67	0.43	2.86	2.00	3.28	3.61	5.09	4.23	ns
-1	0.56	2.39	0.04	0.89	1.42	0.36	2.43	1.70	2.79	3.07	4.33	3.60	ns
-2	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

#### Table 2-137 • 3.3 V PCI/PCI-X

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/Os

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	2.68	0.04	0.86	0.43	2.73	1.95	3.21	3.58	4.97	4.19	0.66	ns
-1	0.56	2.28	0.04	0.73	0.36	2.32	1.66	2.73	3.05	4.22	3.56	0.56	ns
-2	0.49	2.00	0.03	0.65	0.32	2.04	1.46	2.40	2.68	3.71	3.13	0.49	ns



Device Architecture

#### **HSTL Class I**

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). Fusion devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

HSTL Class I		VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
8 mA	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.4	VCCI – 0.4	8	8	39	32	10	10

Table 2-150 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-128 • AC Loading

#### Table 2-151 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF – 0.1	VREF + 0.1	0.75	0.75	0.75	20

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

Table 2-152 • HSTL Class I

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	3.18	0.04	2.12	0.43	3.24	3.14			5.47	5.38	ns
-1	0.56	2.70	0.04	1.81	0.36	2.75	2.67			4.66	4.58	ns
-2	0.49	2.37	0.03	1.59	0.32	2.42	2.35			4.09	4.02	ns



# PQ208



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/default.aspx.



Pin Number         AFS090 Function         AFS250 Function         AFS600 Function         AFS1500 Function           M15         TRST         TRST         TRST         TRST         TRST           M16         GND         GND         GND         GND         GND           N1         GEB2/IO42PD83V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO68PDB4V0           N2         GEA2/IO42PD83V0         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG3         AG3         AG3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N11         NC         NC         AC8         AC8			FG256		
M15         TRST         TRST         TRST         TRST           M16         GND         GND         GND         GND         GND           N1         GEB2/IO42PDB3V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO58PDB4V0         GEB2/IO58PDB4V0           N2         GEA2/IO42NDB3V0         IO59NDB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0         GEA2/IO58PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP         VCC15A           N6         NC         NC         AG0         AG0         AG3           N6         NC         NC         AG3         AC3         AC3           N8         AG3         AG3         AG5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC3VM           N14         VCCNVM         VCCNVM         VCC	Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function
M16         GND         GND         GND         GND           N1         GEB2/IO42PDB3V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO80PDB4V0           N2         GEA2/IO42NDB3V0         IO59NDB3V0         GEA2/IO58PPB4V0         GEA2/IO86PDB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO85PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK	M15	TRST	TRST	TRST	TRST
N1         GEB2/IO42PDB3V0         GEB2/IO59PDB3V0         GEB2/IO59PDB4V0         GEB2/IO68PDB4V0           N2         GEA2/IO42NDB3V0         IO59NDB3V0         IO59NDB4V0         IO68NDB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO68PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG6           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N13         VCC33A         VCC33A         VCC33A         VCC3A           N14         VCC	M16	GND	GND	GND	GND
N2         GEA2/IO42NDB3V0         IO59NDB3V0         IO59NDB4V0         IO86NDB4V0           N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO68PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A	N1	GEB2/IO42PDB3V0	GEB2/IO59PDB3V0	GEB2/IO59PDB4V0	GEB2/IO86PDB4V0
N3         NC         GEA2/IO58PPB3V0         GEA2/IO58PPB4V0         GEA2/IO85PPB4V0           N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC33PMP           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK           N16         TDI         TDI         TDI         TDI           P1         VCCNVM         VCCNVM         VCCNVM         VCCNVM           P2         GNDNVM         GNDA	N2	GEA2/IO42NDB3V0	IO59NDB3V0	IO59NDB4V0	IO86NDB4V0
N4         VCC33PMP         VCC33PMP         VCC33PMP         VCC33PMP           N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N12         GNDA         GNDA         GNDA         GNDA         GNDA           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK           N16         TDI         TDI         TDI         TDI           P1         VCCNVM         VCCNVM         VCCNVM           P2         GNDNVM         GNDA         GNDA         GNDA           P4         NC         NC         AC0         AC0         <	N3	NC	GEA2/IO58PPB3V0	GEA2/IO58PPB4V0	GEA2/IO85PPB4V0
N5         VCC15A         VCC15A         VCC15A         VCC15A           N6         NC         NC         AG0         AG0           N7         AC1         AC1         AC3         AC3           N8         AG3         AG3         AG5         AG5           N9         AV3         AV3         AV5         AV5           N10         AG4         AG4         AG6         AG6           N11         NC         NC         AC8         AC8           N13         VCC33A         VCC33A         VCC33A         VCC33A           N14         VCCNVM         VCCNVM         VCCNVM         VCCNVM           N15         TCK         TCK         TCK         TCK           N16         TDI         TDI         TDI         TDI           P1         VC	N4	VCC33PMP	VCC33PMP	VCC33PMP	VCC33PMP
N6NCNCAG0AG0N7AC1AC1AC3AC3N8AG3AG3AG5AG5N9AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG1P7AG0AG2AG2AG2AG2AG2AG2AG2P1NCNCAV1AV1P1NCP1NCNCAG0AG0AG2AG2AG2AG2AG3AG2AG4AG4AG2AG2AG2AG2AG2AG2AG2AG2AG3AG2AG2AG2AG2AG2AG3AG3AG4AG4AG4AG2AG2AG2AG2AG3AG3AG3AG3AG3AG3AG4AG4AG4 <td< td=""><td>N5</td><td>VCC15A</td><td>VCC15A</td><td>VCC15A</td><td>VCC15A</td></td<>	N5	VCC15A	VCC15A	VCC15A	VCC15A
N7AC1AC1AC3AC3N8AG3AG3AG5AG5N9AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDAGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P6NCNCAC2AG0AG2AG2AG2AG2AG2AG0AG0AG2P10NCAC5AC7AC7P11NCNCAG8AG8P12NCNCAG8AG8	N6	NC	NC	AG0	AG0
N8AG3AG3AG5AG5N9AV3AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P6NCNCAG2P8AG2AG2AG4P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8AG8AG8	N7	AC1	AC1	AC3	AC3
N9AV3AV3AV5AV5N10AG4AG4AG6AG6N11NCNCAC8AG8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P6NCNCAG2P8AG2AG2AG2P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAC8P12NCNCAC7P11NCNCAC8P12NCNCAG8AG8	N8	AG3	AG3	AG5	AG5
N10AG4AG4AG6AG6N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDAGNDAP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG2P8AG2AG2AG2P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8AG8AG8AG8	N9	AV3	AV3	AV5	AV5
N11NCNCAC8AC8N12GNDAGNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAC1P7AG0AG2AG2P8AG2AG2AG4P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8	N10	AG4	AG4	AG6	AG6
N12GNDAGNDAGNDAGNDAN13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG2P8AG2AG2AG4P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAC8AG8AG8	N11	NC	NC	AC8	AC8
N13VCC33AVCC33AVCC33AVCC33AN14VCCNVMVCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAP4NCNCAC0P5NCNCAG1P6NCNCAG2P8AG2AG2P9GNDAGNDAGNDAP10NCAC5AC7P11NCNCAV8P12NCNCAG8AG8AG8	N12	GNDA	GNDA	GNDA	GNDA
N14VCCNVMVCCNVMVCCNVMN15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG2AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCNCAG8AV8P12NCNCAC8AG8	N13	VCC33A	VCC33A	VCC33A	VCC33A
N15TCKTCKTCKTCKN16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AV8P12NCNCAG8AG8	N14	VCCNVM	VCCNVM	VCCNVM	VCCNVM
N16TDITDITDITDIP1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAG2AG2P8AG2AG2AG2AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AG8P12NCNCAG8AG8	N15	TCK	TCK	TCK	TCK
P1VCCNVMVCCNVMVCCNVMVCCNVMP2GNDNVMGNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAG8AG8	N16	TDI	TDI	TDI	TDI
P2GNDNVMGNDNVMGNDNVMGNDNVMP3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AV8P12NCNCAG8AG8	P1	VCCNVM	VCCNVM	VCCNVM	VCCNVM
P3GNDAGNDAGNDAGNDAP4NCNCAC0AC0P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAC8AG8	P2	GNDNVM	GNDNVM	GNDNVM	GNDNVM
P4NCNCAC0AC0P5NCNCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAG8AG8	P3	GNDA	GNDA	GNDA	GNDA
P5NCNCAG1AG1P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P4	NC	NC	AC0	AC0
P6NCNCAV1AV1P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P5	NC	NC	AG1	AG1
P7AG0AG0AG2AG2P8AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P6	NC	NC	AV1	AV1
P8AG2AG2AG2AG4AG4P9GNDAGNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P7	AG0	AG0	AG2	AG2
P9GNDAGNDAGNDAGNDAP10NCAC5AC7AC7P11NCNCAV8AV8P12NCNCAG8AG8	P8	AG2	AG2	AG4	AG4
P10         NC         AC5         AC7         AC7           P11         NC         NC         AV8         AV8           P12         NC         NC         AG8         AG8	P9	GNDA	GNDA	GNDA	GNDA
P11         NC         NC         AV8         AV8           P12         NC         NC         AG8         AG8	P10	NC	AC5	AC7	AC7
P12 NC NC AG8 AG8	P11	NC	NC	AV8	AV8
	P12	NC	NC	AG8	AG8
P13 NC NC AV9 AV9	P13	NC	NC	AV9	AV9
P14 ADCGNDREF ADCGNDREF ADCGNDREF ADCGNDREF	P14	ADCGNDREF	ADCGNDREF	ADCGNDREF	ADCGNDREF
P15 PTBASE PTBASE PTBASE PTBASE PTBASE	P15	PTBASE	PTBASE	PTBASE	PTBASE
P16 GNDNVM GNDNVM GNDNVM GNDNVM	P16	GNDNVM	GNDNVM	GNDNVM	GNDNVM
R1 VCCIB3 VCCIB3 VCCIB4 VCCIB4	R1	VCCIB3	VCCIB3	VCCIB4	VCCIB4
R2 PCAP PCAP PCAP PCAP PCAP	R2	PCAP	PCAP	PCAP	PCAP
R3 NC NC AT1 AT1	R3	NC	NC	AT1	AT1
R4 NC NC ATO ATO	R4	NC	NC	AT0	AT0



Package Pin Assignments

	FG484			FG484	
Pin Number	AFS600 Function	AFS1500 Function	Pin Number	AFS600 Function	AFS1500 Function
A1	GND	GND	AA14	AG7	AG7
A2	VCC	NC	AA15	AG8	AG8
A3	GAA1/IO01PDB0V0	GAA1/IO01PDB0V0	AA16	GNDA	GNDA
A4	GAB0/IO02NDB0V0	GAB0/IO02NDB0V0	AA17	AG9	AG9
A5	GAB1/IO02PDB0V0	GAB1/IO02PDB0V0	AA18	VAREF	VAREF
A6	IO07NDB0V1	IO07NDB0V1	AA19	VCCIB2	VCCIB2
A7	IO07PDB0V1	IO07PDB0V1	AA20	PTEM	PTEM
A8	IO10PDB0V1	IO09PDB0V1	AA21	GND	GND
A9	IO14NDB0V1	IO13NDB0V2	AA22	VCC	NC
A10	IO14PDB0V1	IO13PDB0V2	AB1	GND	GND
A11	IO17PDB1V0	IO24PDB1V0	AB2	VCC	NC
A12	IO18PDB1V0	IO26PDB1V0	AB3	NC	IO94NSB4V0
A13	IO19NDB1V0	IO27NDB1V1	AB4	GND	GND
A14	IO19PDB1V0	IO27PDB1V1	AB5	VCC33N	VCC33N
A15	IO24NDB1V1	IO35NDB1V2	AB6	AT0	AT0
A16	IO24PDB1V1	IO35PDB1V2	AB7	ATRTN0	ATRTN0
A17	GBC0/IO26NDB1V1	GBC0/IO40NDB1V2	AB8	AT1	AT1
A18	GBA0/IO28NDB1V1	GBA0/IO42NDB1V2	AB9	AT2	AT2
A19	IO29NDB1V1	IO43NDB1V2	AB10	ATRTN1	ATRTN1
A20	IO29PDB1V1	IO43PDB1V2	AB11	AT3	AT3
A21	VCC	NC	AB12	AT6	AT6
A22	GND	GND	AB13	ATRTN3	ATRTN3
AA1	VCC	NC	AB14	AT7	AT7
AA2	GND	GND	AB15	AT8	AT8
AA3	VCCIB4	VCCIB4	AB16	ATRTN4	ATRTN4
AA4	VCCIB4	VCCIB4	AB17	AT9	AT9
AA5	PCAP	PCAP	AB18	VCC33A	VCC33A
AA6	AG0	AG0	AB19	GND	GND
AA7	GNDA	GNDA	AB20	NC	IO76NPB2V0
AA8	AG1	AG1	AB21	VCC	NC
AA9	AG2	AG2	AB22	GND	GND
AA10	GNDA	GNDA	B1	VCC	NC
AA11	AG3	AG3	B2	GND	GND
AA12	AG6	AG6	B3	GAA0/IO01NDB0V0	GAA0/IO01NDB0V0
AA13	GNDA	GNDA	B4	GND	GND



Datasheet Information

Revision	Changes	Page
Revision 2 (continued)	A note was added to Figure 2-27 • Real-Time Counter System (not all the signals are shown for the AB macro) stating that the user is only required to instantiate the VRPSM macro if the user wishes to specify PUPO behavior of the voltage regulator to be different from the default, or employ user logic to shut the voltage regulator off (SAR 21773).	2-31
	VPUMP was incorrectly represented as VPP in several places. This was corrected to VPUMP in the "Standby and Sleep Mode Circuit Implementation" section and Table 3-8 • AFS1500 Quiescent Supply Current Characteristics through Table 3-11 • AFS090 Quiescent Supply Current Characteristics (21963).	2-32, 3-10
	Additional information was added to the Flash Memory Block "Write Operation" section, including an explanation of the fact that a copy-page operation takes no less than 55 cycles (SAR 26338).	2-45
	The "FlashROM" section was revised to refer to Figure 2-46 • FlashROM Timing Diagram and Table 2-26 • FlashROM Access Time rather than stating 20 MHz as the maximum FlashROM access clock and 10 ns as the time interval for D0 to become valid or invalid (SAR 22105).	2-53, 2-54
	The following figures were deleted (SAR 29991). Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 34862).	
	Figure 2-55 • Write Access after Write onto Same Address	
	Figure 2-56 • Read Access after Write onto Same Address	
	Figure 2-57 • Write Access after Read onto Same Address	
	The port names in the SRAM "Timing Waveforms", "Timing Characteristics", SRAM tables, Figure 2-55 • RAM Reset. Applicable to both RAM4K9 and RAM512x18., and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SAR 35753).	2-63, 2-66, 2-65, 2-75
	In several places throughout the datasheet, GNDREF was corrected to ADCGNDREF (SAR 20783):	
	Figure 2-64 • Analog Block Macro	2-77
	Table 2-36 • Analog Block Pin Description	2-78
	"ADC Operation" section	2-104
	The following note was added below Figure 2-78 • Timing Diagram for the Temperature Monitor Strobe Signal:	2-93
	When the IEEE 1149.1 Boundary Scan EXTEST instruction is executed, the AG pad drive strength ceases and becomes a $1 \mu A$ sink into the Fusion device. (SAR 24796).	
	The "Analog-to-Digital Converter Block" section was extensively revised, reorganizing the information and adding the "ADC Theory of Operation" section and "Acquisition Time or Sample Time Control" section. The "ADC Example" section was reworked and corrected (SAR 20577).	2-96
	Table 2-49 • Analog Channel Specifications was modified to include calibrated and uncalibrated values for offset (AFS090 and AFS250) for the external and internal temperature monitors. The "Offset" section was revised accordingly and now references Table 2-49 • Analog Channel Specifications (SARs 22647, 27015).	2-95, 2-117
	The "Intra-Conversion" section and "Injected Conversion" section had definitions incorrectly interchanged and have been corrected. Figure 2-92 • Intra-Conversion Timing Diagram and Figure 2-93 • Injected Conversion Timing Diagram were also incorrectly interchanged and have been replaced correctly. Reference in the figure notes to EQ 10 has been corrected to EQ 23 (SAR 20547).	2-110, 2-113, 2-113



Revision	Changes	Page						
Advance v1.5 (continued)	This bullet was added to the "Integrated A/D Converter (ADC) and Analog I/O" section: ADC Accuracy is Better than 1%	I						
	In the "Integrated Analog Blocks and Analog I/Os" section, ±4 LSB was changed to 0.72. The following sentence was deleted:	1-4						
	The input range for voltage signals is from $-12$ V to $+12$ V with full-scale output values from 0.125 V to 16 V.							
	In addition, 2°C was changed to 3°C:	1						
	"One analog input in each quad can be connected to an external temperature monitor diode and achieves detection accuracy of ±3°C."	1						
	The following sentence was deleted:	1						
	The input range for voltage signals is from $-12$ V to $+12$ V with full-scale output values from 0.125 V to 16 V.							
	The title of the datasheet changed from Actel Programmable System Chips to Actel Fusion Mixed Signal FPGAs. In addition, all instances of programmable system chip were changed to mixed signal FPGA.							
Advance v1.4 (July 2008)	In Table 3-8 · Quiescent Supply Current Characteristics (IDDQ)1, footnote references were updated for $I_{DC2}$ and $I_{DC3}$ . Footnote 3 and 4 were updated and footnote 5 is new.	3-11						
Advance v1 3	The "ADC Description" section was significantly updated. Please review carefully	2-102						
(July 2008)								
Advance v1.2	Table 2-25 • Flash Memory Block Timing was significantly updated.	2-55						
(May 2008)	The "V <sub>AREF</sub> Analog Reference Voltage" pin description section was significantly update. Please review it carefully.							
	Table 2-45 • ADC Interface Timing was significantly updated.	2-110						
	Table 2-56 • Direct Analog Input Switch Control Truth Table—AV ( $x = 0$ ), AC ( $x = 1$ ), and AT ( $x = 3$ ) was significantly updated.	2-131						
	The following sentence was deleted from the "Voltage Monitor" section:	2-86						
	The Analog Quad inputs are tolerant up to 12 V + 10%.	l						
	The "180-Pin QFN" figure was updated. D1 to D4 are new and the figure was changed to bottom view. The note below the figure is new.	3-3						
Advance v1.1	The following text was incorrect and therefore deleted:	2-204						
(May 2008)	VCC33A Analog Power Filter	1						
	Analog power pin for the analog power supply low-pass filter. An external 100 pF capacitor should be connected between this pin and ground.	l						
	There is still a description of V <sub>CC33A</sub> on page 2-224.	L						