# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	11
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c505-04-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### FIGURE 3-1: PIC16C505 BLOCK DIAGRAM

TABLE 3-1:	<b>PIC16C505 PINOUT DESCRIPTION</b>
------------	-------------------------------------

Name	DIP Pin #	SOIC Pin #	l/O/P Type	Buffer Type	Description
RB0	13	13	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
RB1	12	12	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
RB2	11	11	I/O	TTL	Bi-directional I/O port.
RB3/MCLR/Vpp	4	4	Ι	TTL/ST	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull- up only when configured as RB3. ST when configured as MCLR.
RB4/OSC2/CLKOUT	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, RB4 in other modes). Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. In EXTRC and INTRC modes, the pin output can be configured to CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RB5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port/oscillator crystal input/external clock source input (RB5 in Internal RC mode only, OSC1 in all other oscillator modes). TTL input when RB5, ST input in external RC oscillator mode.
RC0	10	10	I/O	TTL	Bi-directional I/O port.
RC1	9	9	I/O	TTL	Bi-directional I/O port.
RC2	8	8	I/O	TTL	Bi-directional I/O port.
RC3	7	7	I/O	TTL	Bi-directional I/O port.
RC4	6	6	I/O	TTL	Bi-directional I/O port.
RC5/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
Vdd	1	1	Р	—	Positive supply for logic and I/O pins
Vss	14	14	Р		Ground reference for logic and I/O pins

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

## 4.0 MEMORY ORGANIZATION

PIC16C505 memory is organized into program memory and data memory. For the PIC16C505, a paging scheme is used. Program memory pages are accessed using one STATUS register bit. Data memory banks are accessed using the File Select Register (FSR).

### 4.1 Program Memory Organization

The PIC16C505 devices have a 12-bit Program Counter (PC).

The 1K x 12 (0000h-03FFh) for the PIC16C505 are physically implemented. Refer to Figure 4-1. Accessing a location above this boundary will cause a wrap-around within the first 1K x 12 space. The effective reset vector is at 0000h, (see Figure 4-1). Location 03FFh contains the internal clock oscillator calibration value. This value should never be overwritten.

#### FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16C505



### 4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

**Note:** Because PC<8> is cleared in the CALL instruction or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

### FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS -PIC16C505



#### 4.6.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction.) After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

## 4.7 <u>Stack</u>

PIC16C505 devices have a 12-bit wide hardware push/pop stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Note 1: There are no STATUS bits to indicate stack overflows or stack underflow conditions.

Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETLW, and instructions.

### FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

PC (Program	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Counter)	( PC-1	( PC )	(PC+1	PC+2	PC+3	X PC+4	PC+5	PC+6
Instruction Fetch	1 1 1	MOVWF TMR0	MOVF TMR0,W	1				
	1	I I	 			1 I		1
Timer0	χ	Τ0+1 χ	T0+2 X		NT0		NT0+1 /	NT0+2
Instruction Executed	- - - -		Write TMR0 executed	Read TMR( reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 +	Read TMR0 1 reads NT0 + 2

### FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2



#### TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 -	Fimer0 - 8-bit real-time clock/counter							xxxx xxxx	uuuu uuuu
N/A	OPTION	RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	TRISC			RC5	RC4	RC3	RC2	RC1	RC0	11 1111	11 1111

Legend: Shaded cells not used by Timer0, - = unimplemented, x = unknown, u = unchanged.

FIGURE 7-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



FIGURE 7-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)



FIGURE 7-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME



### 7.7 <u>Time-Out Sequence, Power Down,</u> and Wake-up from SLEEP Status Bits (TO/PD/RBWUF)

The  $\overline{\text{TO}}$ ,  $\overline{\text{PD}}$ , and RBWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a  $\overline{\text{MCLR}}$  or Watchdog Timer (WDT) reset.

TABLE 7-7:	TO/PD/RBWUF STATUS
	AFTER RESET

RBWUF	то	PD	RESET caused by
0	0	0	WDT wake-up from SLEEP
0	0	u	WDT time-out (not from SLEEP)
0	1	0	MCLR wake-up from SLEEP
0	1	1	Power-up
0	u	u	MCLR not during SLEEP
1	1	0	Wake-up from SLEEP on pin change

Legend: u = unchanged

Note 1: The TO, PD, and RBWUF bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO, PD, and RBWUF status bits.

### 7.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC16C505 devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 7-12 and Figure 7-13.

### FIGURE 7-12: BROWN-OUT PROTECTION CIRCUIT 1



### FIGURE 7-13: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

**Note 1:** Pin must be confirmed as  $\overline{MCLR}$ .

### FIGURE 7-14: BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. There are 7 different trip point selections to accommodate 5V to 3V systems.

## 8.0 INSTRUCTION SET SUMMARY

Each PIC16C505 instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C505 instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

#### TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

## FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS



<sup>© 1999-2012</sup> Microchip Technology Inc.

COMF	Complement f					
Syntax:	[ <i>label</i> ] COMF f,d					
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$					
Operation:	$(\overline{f}) \rightarrow (dest)$					
Status Affected:	Z					
Encoding:	0010 01df ffff					
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in regis- ter 'f'.					
Words:	1					
Cycles:	1					
Example:	COMF REG1,0					
Before Instru REG1	ction = 0x13					
REG1	= 0x13					
W	= 0xEC					
DECF	Decrement f					
Syntax:	[label] DECF f,d					
Operands:	$0 \le f \le 31$					

	d ∈ [0,	1]		
Operation:	(f) — 1	$\rightarrow$ (dest)		
Status Affected	: Z			
Encoding:	0000	11df	ffff	
Description:	Decrei result i 'd' is 1 registe	ment regis s stored i , the resu er 'f'.	ster 'f'. If 'd' n the W reg It is stored	is 0, the gister. If back in
Words:	1			
Cycles:	1			
Example:	DECF	CNT,	1	
Before Inst CNT Z After Instru	ruction = 0x = 0 iction	01		
Z	= 0x	.00		

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f) - 1 \rightarrow d;$ skip if result = 0
Status Affected:	None
Encoding:	0010 11df ffff
Description:	The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruc-
	tion, which is already fetched, is discarded and a NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE DECFSZ CNT, 1 GOTO LOOP
	CONTINUE •
	•
Before Instru	ction
PC	= address (HERE)
After Instruct CNT	ion = CNT - 1;
if CNT	= 0,
if CNT PC	<pre>= address (CONTINUE); ≠ 0, = address (HERE+1)</pre>
GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \le k \le 511$
Operation:	$k \rightarrow PC < 8:0>;$ STATUS <6:5> $\rightarrow PC < 10:9>$
Status Affected:	None
Encoding:	101k kkkk kkkk
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.
Words:	1
Cycles:	2
Example:	GOTO THERE
After Instruct PC =	ion address (THERE)

MOVWF	Move W	to f		
Syntax:	[ label ]	MOVWF	f	
Operands:	$0 \leq f \leq 3$	1		
Operation:	$(W) \rightarrow (1)$	f)		
Status Affected:	None			
Encoding:	0000	001f	ffff	
Description:	Move da register	ata from th 'f'.	e W regis	ster to
Words:	1			
Cycles:	1			
Example:	MOVWF	TEMP_REC	3	
Before Instru TEMP_R W	EG = =	0xFF 0x4F		
After Instruct TEMP_R W	ion EG = =	0x4F 0x4F		

NOP	No Operation						
Syntax:	[ label ]	NOP					
Operands:	None						
Operation:	No operation						
Status Affected:	None						
Encoding:	0000 0000 0000						
Description:	No opera	ation.		-			
Words:	1						
Cycles:	1						
Example:	NOP						

OPTION	Load OPTION Register				
Syntax:	[ lab	oel]	OPTION	l	
Operands:	Nor	ne			
Operation:	$(W) \rightarrow OPTION$				
Status Affected:	Nor	ne			
Encoding:	000	0 0	0000	0010	
Description:	The	cont	ent of the	W regist	er is
	load	led in	to the OF	PTION reg	gister.
Words:	1				
Cycles:	1				
Example	OP	TION			
Before Instru	ction	n			
W	=	0x07			
After Instruct	ion				
OPTION	=	0x07			

RETLW	Return with Literal in W				
Syntax:	[label] RE	TLW k			
Operands:	$0 \le k \le 255$				
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$				
Status Affected:	None				
Encoding:	1000 kk	kk kkkk			
Description:	The W regist eight bit litera counter is loa the stack (the This is a two	ter is loaded with the al 'k'. The program aded from the top of e return address). cycle instruction.			
Words:	1				
Cycles:	2				
Example:	CALL TABLE	;W contains ;table offset ;value. ;W now has table ;value.			
TABLE	ADDWF PC RETLW k1 RETLW k2	;W = offset ;Begin table ;			
	RETLW kn	; End of table			
Before Instru W =	ox07				
After Instruction					
W =	value of k8				

RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry	
Syntax:	[label] RLF f,d	Syntax:	[label] RRF f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$	
Operation:	See description below	Operation:	See description below	
Status Affected:	С	Status Affected:	С	
Encoding:	0011 01df ffff	Encoding:	0011 00df ffff	
Description:	otion: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in regis- ter 'f'.		The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the resul is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'.	
	C register 'f'		C register 'f'	
Words:	1	Words:	1	
Cycles:	1	Cycles:	1	
Example:	RLF REG1,0	Example:	RRF REG1,0	
Before Instru REG1 C	ction = 1110 0110 = 0	Before Instru REG1 C	ction = 1110 0110 = 0	
After Instruct REG1 W C	ion = 1110 0110 = 1100 1100 = 1	After Instruct REG1 W C	ion = 1110 0110 = 0111 0011 = 0	

SLEEP	Enter SL	EEP Mo	de			
Syntax:	[label]	SLEEP				
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \ prescaler; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$					
Status Affected:	TO, PD, F	RBWUF				
Encoding:	0000	0000	0011			
Description:	Time-out status bit (TO) is set. The power down status bit (PD) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more					
Words:	1					
Cycles:	1					
Example:	SLEEP					

SUBWF	Sub	otract	W from	f	
Syntax:	[lab	el]	SUBWF	f,d	
Operands:	0 ≤ 1 d ∈	f ≤ 31 [0,1]			
Operation:	(f) –	· (W)	$\rightarrow$ (dest)		
Status Affected:	С, С	DC, Z			
Encoding:	00	00	10df	ffff	
Description:	Sub the is 0, regi stor	tract W reg , the r ster. I ed ba	(2's comp gister fron esult is s f 'd' is 1, ick in regi	blement n n register tored in tl the result ister 'f'.	hethod) 'f'. If 'd' he W is
Words:	1				
Cycles:	1				
Example 1:	SUB	WF	REG1, 1		
Before Instru REG1 W C	ction = = =	3 2 ?			
After Instructi REG1 W C Example 2:	on = = =	1 2 1	; result is	positive	
Before Instru	ction				
REG1 W C	= = =	2 2 ?			
After Instructi REG1 W C	on = = =	0 2 1	; result is	zero	
Example 3:					
Before Instruc REG1 W C	ction = = =	1 2 ?			
After Instructi REG1 W C	ion = = =	FF 2 0	; result is	negative	

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$
Status Affected:	None
Encoding:	0011 10df ffff
Description:	register 'f' are exchanged. If 'd' is 0, the result is placed in W regis- ter. If 'd' is 1, the result is placed in register 'f'.
Words:	1
Cycles:	1
Example	SWAPF REG1, 0
Before Instru REG1	iction = 0xA5
After Instruct REG1 W	ion = 0xA5 = 0X5A

TRIS	Load TRIS Register				
Syntax:	[label] TRIS f				
Operands:	f = 6				
Operation:	(W) $\rightarrow$ TRIS register f				
Status Affected:	None				
Encoding:	0000 0000 0fff				
Description:	TRIS register 'f' (f = 6 or 7) is loaded with the contents of the W register				
Words:	1				
Cycles:	1				
Example	TRIS PORTB				
Before Instru W	ction = 0XA5				
After Instruct TRIS	ion = 0XA5				

XORLW	Exclusive OR literal with W
Syntax:	[ <i>label</i> ] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Encoding:	1111 kkkk kkkk
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	XORLW 0xAF
Before Instru W =	uction 0xB5
After Instruc W =	tion 0x1A
XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(W) .XOR. (f) $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	0001 10df ffff
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example	XORWF REG,1
Before Instru REG	uction = 0xAF

W	=	0xB5
After Instruc	tion	
REG	=	0x1A
W	=	0xB5

## 9.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C<sup>®</sup> for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

## 9.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## 9.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 9.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 9.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 9.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

VDD (Volts)	Temperature (°C)	Min	Тур	Мах	Units			
RB0/RB1/RB4								
2.5	-40	38K	42K	63K	W			
	25	42K	48K	63K	W			
	85	42K	49K	63K	W			
	125	50K	55K	63K	W			
5.5	-40	15K	17K	20K	W			
	25	18K	20K	23K	W			
	85	19K	22K	25K	W			
	125	125 22K 24K 28K		28K	W			
		RE	33					
2.5	-40	285K	346K	417K	W			
	25	343K	414K	532K	W			
	85	368K	457K	532K	W			
	125	431K	504K	593K	W			
5.5	-40	247K	292K	360K	W			
	25	288K	341K	437K	W			
	85	306K	371K	448K	W			
	125	351K	407K	500K	W			

## TABLE 10-1: PULL-UP RESISTOR RANGES - PIC16C505

\* These parameters are characterized but not tested.

**TABLE 10-2:** 

### 10.5 <u>Timing Diagrams and Specifications</u>



**EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C505** 

AC Chara	cteristics						
Parameter No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(2)</sup>	DC	—	4	MHz	XT osc mode
			DC	_	4	MHz	HS osc mode (PIC16C505-04)
			DC	—	20	MHz	HS osc mode (PIC16C505-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency <sup>(2)</sup>	DC	—	4	MHz	EXTRC osc mode
			0.1	—	4	MHz	XT osc mode
			4	_	4	MHz	HS osc mode (PIC16C505-04)
			DC		200	kHz	LP osc mode
1	Tosc	External CLKIN Period <sup>(2)</sup>	250		—	ns	XT osc mode
			50	_	_	ns	HS osc mode (PIC16C505-20)
				—	—	μs	LP osc mode
		Oscillator Period <sup>(2)</sup>	250	_	—	ns	EXTRC osc mode
			250		10,000	ns	XT osc mode
			250	_	250	ns	HS ocs mode (PIC16C505-04)
			50	-	250	ns	HS ocs mode (PIC16C505-20)
			5	_	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time	_	4/Fosc	DC	ns	

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

200

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

ns

## 11.0 DC AND AC CHARACTERISTICS -PIC16C505

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation.

### FIGURE 11-1: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 5.0V) (INTERNAL RC IS CALIBRATED TO 25°C, 5.0V)





### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	Ν	14		
Pitch	е	1.27 BSC		
Overall Height	А	I	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

## INDEX

Α	
ALU	7
Applications	
Architectural Overview	7
Assembler	
MPASM Assembler	52
B	
Block Diagram	
Wetebdeg Timer	
Proven Out Protoction Circuit	
Brown-Out Protection Circuit	
C	
C Compilers	
MPLAB C18	52
CAL0 bit	16
CAL1 bit	16
CAL2 bit	16
CAL3 bit	16
CALFST bit	16
CALSLW bit	16
Carry	7
Clocking Scheme	10
Code Protection	27, 37
Configuration Bits	
Configuration Word	27
Customer Change Notification Service	85
Customer Notification Service	85
Customer Support	85
D	
DC and AC Characteristics	
Development Support	
Device Varieties	
Digit Carry	7
E	
Errata	
F	
Family of Devices	
PIC16C505	4
FSR	18
1	
I/O Interference	10
I/O Internacing	19
I/O Poils	18 00
	20 סס סס
	21, 31 10
Indiroct Data Addressing	
Instruction Cycle	10 10
Instruction Flow/Pipelining	10 10
Instruction Set Summany	10 //
Internet Address	

L	
Loading of PC 1	7
Μ	
Memory Organization 1	1
Data Memory 1	2
Program Memory 1	1
Microchip Internet Web Site	5
MPLAB ASM30 Assembler, Linker, Librarian	2
MPLAB Integrated Development Environment Soltware 5	1 1
MPLAB REAL ICE In-Circuit Emulator System	+ 3
MPLINK Object Linker/MPLIB Object Librarian	2
0	
OPTION Begister 1	5
OSC selection	7
OSCCAL Register	6
Oscillator Configurations	8
Oscillator Types	
HS24	8
LP	8
RC	8
XT	8
P	
Package Marking Information	3
Packaging Information	3
POR	
Device Reset Timer (DRT) 27, 3-	4
PD	b 7
	/ 6
PORTB 1	o a
Power-Down Mode 3	7
Prescaler 2	, 6
Program Counter	7
Q	
Q cycles 1	0
B	
PC Oscillator 20	0
Read Modify Write 2	9
Beader Besponse	6
Register File Map	2
Registers	
Special Function 1	3
Reset 2	7
Reset on Brown-Out	6
Revision History	1
S	
SLEEP	7
Software Simulator (MPLAB SIM) 5	3
Special Features of the CPU 2	7
Special Function Registers 1	3
Stack	7
STATUS	/ /
יין איז	4
I	
Timer0	_
Switching Prescaler Assignment	6
LimerO	3
I IMERU (I MHU) MOdule	კ ნ
Timing Diagrams and Specifications	۵ ۵
Timing Parameter Symbology and Load Conditions	- 3
TRIS Registers	9