
### Microchip Technology - PIC16LC505-04/P Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc505-04-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE OF CONTENTS

1.0	General Description	3
2.0	PIC16C505 Device Varieties	
3.0	Architectural Overview	7
4.0	Memory Organization	
	I/O Port	
6.0	Timer0 Module and TMR0 Register	23
7.0	Special Features of the CPU	27
8.0	Instruction Set Summary	39
9.0	Development Support.	51
10.0	Electrical Characteristics - PIC16C505	55
11.0	DC and AC Characteristics - PIC16C505	69
12.0	Packaging Information	73
PIC16	C505 Product Identification System	87

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### 1.0 GENERAL DESCRIPTION

The PIC16C505 from Microchip Technology is a lowcost, high-performance, 8-bit, fully static, EPROM/ ROM-based CMOS microcontroller. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (200  $\mu$ s) except for program branches, which take two cycles. The PIC16C505 delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C505 product is equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are five oscillator configurations to choose from, including INTRC internal oscillator mode and the power-saving LP (Low Power) oscillator mode. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC16C505 is available in the cost-effective One-Time-Programmable (OTP) version, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers, while benefiting from the OTP's flexibility.

The PIC16C505 product is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on  $IBM^{\textcircled{B}}$  PC and compatible machines.

#### 1.1 <u>Applications</u>

The PIC16C505 fits in applications ranging from personal care appliances and security systems to lowpower remote transmitters/receivers. The EPROM technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller perfect for applications with space limitations. Low-cost, low-power, highperformance, ease of use and I/O flexibility make the PIC16C505 very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic and PLD's in larger systems, and coprocessor applications).

#### 3.1 Clocking Scheme/Instruction Cycle


The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

#### 3.2 Instruction Flow/Pipelining

An Instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 3-2: CLOCK/INSTRUCTION CYCLE


#### EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



### FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

(Program Counter)	( PC-1	X PC	( PC+1	PC+2	PC+3	( PC+4 )	PC+5 (	PC+6
nstruction Fetch	1 1 1	MOVWF TMR0	MOVF TMR0,W					
Timer0		Τ0+1 χ	T0+2 X		NTO		NT0+1 )	NT0+2
Instruction Executed	1 1 1	1 1 1	Write TMR0	Read TMR0	Read TMR0	Read TMR0	Read TMR0	Read TMR0

#### FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2



#### TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 -	8-bit real	-time clo	ck/count	ter				xxxx xxxx	uuuu uuuu
N/A	OPTION	RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	TRISC	—	_	RC5	RC4	RC3	RC2	RC1	RC0	11 1111	11 1111

Legend: Shaded cells not used by Timer0, - = unimplemented, x = unknown, u = unchanged.

#### 6.2 **Prescaler**

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (Section 7.6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMRO register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

#### 6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device

RESET, following instruction the sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

#### EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)


	•	,
1.CLRWDT		;Clear WDT
2.CLRF	TMR0	;Clear TMR0 & Prescaler
3.MOVLW	'00xx1111'b	;These 3 lines (5, 6, 7)
4.OPTION		; are required only if
		; desired
5.CLRWDT		;PS<2:0> are 000 or 001
6.MOVLW	'00xx1xxx'b	;Set Postscaler to
7.OPTION		; desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

#### EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

	(**	
CLRWDT		;Clear WDT and
		;prescaler
MOVLW	'xxxx0xxx'	;Select TMR0, new
		;prescale value and
		;clock source

OPTION



#### **BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER** FIGURE 6-5:

#### 7.2 Oscillator Configurations

#### 7.2.1 OSCILLATOR TYPES


The PIC16C505 can be operated in four different oscillator modes. The user can program three configuration bits (FOSC<2:0>) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- HS: High Speed Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor


## 7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In HS, XT or LP modes, a crystal or ceramic resonator is connected to the RB5/OSC1/CLKIN and RB4/ OSC2/CLKOUT pins to establish oscillation (Figure 7-1). The PIC16C505 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS, XT or LP modes, the device can have an external clock source drive the RB5/OSC1/CLKIN pin (Figure 7-2).

#### FIGURE 7-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



#### FIGURE 7-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)



# TABLE 7-1:CAPACITOR SELECTION<br/>FOR CERAMIC RESONATORS<br/>- PIC16C505

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2		
XT	4.0 MHz	30 pF	30 pF		
HS	16 MHz	10-47 pF	10-47 pF		

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

#### TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC16C505

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2			
LP	32 kHz <sup>(1)</sup>	15 pF	15 pF			
XT	200 kHz	47-68 pF	47-68 pF			
	1 MHz	15 pF	15 pF			
	4 MHz	15 pF	15 pF			
HS	20 MHz	15-47 pF	15-47 pF			

**Note 1:** For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

#### 7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

#### FIGURE 7-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 7-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

#### FIGURE 7-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



### 7.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 7-5 shows how the R/C combination is connected to the PIC16C505. For Rext values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M $\Omega$ ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.


The Electrical Specifications section shows RC frequency variation from part to part due to normal process variation. The variation is larger for larger values of R (since leakage current variation will affect RC frequency more for large R) and for smaller values of C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications section for variation of oscillator frequency due to VDD for given Rext/Cext values, as well as frequency variation due to operating temperature for given R, C and VDD values.

## FIGURE 7-5: EXTERNAL RC OSCILLATOR MODE



#### FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



#### 7.5 Device Reset Timer (DRT)

In the PIC16C505, the DRT runs any time the device is powered up. DRT runs from RESET and varies based on oscillator selection and reset type (see Table 7-5).

The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after MCLR has reached a logic high (VIHMCLR) level. Thus, programming RB3/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the RB3/MCLR/VPP pin as a general purpose input.

The Device Reset time delay will vary from chip to chip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake from SLEEP mode automatically.

Reset sources are POR, MCLR, WDT time-out and Wake-up on pin change. (See Section 7.9.2, Notes 1, 2, and 3, page 37.)

#### 7.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the RB5/OSC1/CLKIN pin and the internal 4 MHz oscillator. That means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The  $\overline{\text{TO}}$  bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1). Refer to the PIC16C505 Programming Specifications to determine how to access the configuration word.

TABLE 7-5: DRT (DEVICE RESET TIMER PERIOD)

· · · · · · · · · · · · · · · · · · ·									
Oscillator Configuration	POR Reset	Subsequent Resets							
IntRC & ExtRC	18 ms (typical)	300 μs (typical)							
HS, XT & LP	18 ms (typical)	18 ms (typical)							

#### 7.6.1 WDT PERIOD


The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-topart process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

#### 7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.



#### FIGURE 7-11: WATCHDOG TIMER BLOCK DIAGRAM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets	
N/A	OPTION	RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	

Legend: Shaded boxes = Not used by Watchdog Timer, — = unimplemented, read as '0', u = unchanged.

Mnemonic,				12-	Bit Opc	Status	Notes	
Operar		Description		MSb	MSb			
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	-	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	-	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A	ND COI	NTROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	-	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	-	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

#### TABLE 8-2: INSTRUCTION SET SUMMARY

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (Section 4.6)

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**3:** The instruction TRIS f, where f = 6 causes the contents of the W register to be written to the tristate latches of PORTB. A '1' forces the pin to a hi-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

## PIC16C505

ADDWF	Add W and f
Syntax:	[ label ] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d  \in  [0,1] \end{array}$
Operation:	$(W) + (f) \to (dest)$
Status Affected:	C, DC, Z
Encoding:	0001 11df ffff
Description:	Add the contents of the W register and register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is '1', the result is stored back in reg- ister 'f'.
Words:	1
Cycles:	1
Example:	ADDWF FSR, 0
Before Instru W = FSR = After Instruct W = FSR =	0x17 0xC2 tion 0xD9

ANDLW	And literal with W									
Syntax:	[ <i>label</i> ] ANDLW k									
Operands:	$0 \le k \le 28$	55								
Operation:	(W).AND	. (k) $\rightarrow$ (V	V)							
Status Affected:	Z									
Encoding:	1110 kkkk kkkk									
Description:	scription: The contents of the W register AND'ed with the eight-bit literal The result is placed in the W re ter.									
Words:	1									
Cycles:	1									
Example:	ANDLW	0x5F								
Before Instru W =	oxA3									
After Instruct W =	ion 0x03									

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d  \in  [0,1] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	0001 01df ffff
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	ANDWF FSR, 1
Before Instru W = FSR = After Instruct W = FSR =	0x17 0xC2 iion 0x17

BCF	Bit Clear	r f					
Syntax:	[label]	BCF f,t	)				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	$0 \rightarrow (f < b >)$						
Status Affected: None							
Encoding:	0100	bbbf	ffff				
Description:	Bit 'b' in r	egister 'f'	is cleare	d.			
Words:	1						
Cycles:	1						
Example:	BCF	FLAG_REG	5, 7				
Before Instruction FLAG_REG = 0xC7							
After Instruc FLAG_R	tion EG = 0x47	7					

## 10.0 ELECTRICAL CHARACTERISTICS - PIC16C505

### Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7 V
Voltage on MCLR with respect to Vss	0 to +14 V
Voltage on all other pins with respect to Vss	
Total Power Dissipation <sup>(1)</sup>	700 mW
Max. Current out of Vss pin	
Max. Current into VDD pin	125 mA
Input Clamp Current, Iк (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	25 mA
Max. Output Current sourced by I/O port	100 mA
Max. Output Current sunk by I/O port	100 mA
<b>Note 1:</b> Power Dissipation is calculated as follows: PDIS = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VDD-VDD) x {IDD - $\sum$ IOH} + $\sum$ {(VDD-VD) x {IDD - $\sum$ IDD - $\sum$ IOH} + $\sum$ {(VDD-VD) x {IDD - $\sum$ IDD	VOH) x IOH} + $\Sigma$ (VOL x IOL)

<sup>†</sup>NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.




FIGURE 10-3: PIC16LC505 VOLTAGE-FREQUENCY GRAPH, -40°C  $\leq$  Ta  $\leq$  +85°C

#### 10.1 DC CHARACTERISTICS:

#### PIC16C505-04 (Commercial, Industrial, Extended) PIC16C505-20(Commercial, Industrial, Extended)

Standard Operating Co Operating Temperature

Standard Operating Conditions (unless otherwise specified) Operating Temperature  $0^{\circ}C \le TA \le +70^{\circ}C$  (commercial)

DC Characteristics Power Supply Pins  $0^{\circ}C \le TA \le +70^{\circ}C$  (commercial) -40^{\circ}C \le TA \le +85^{\circ}C (industrial)

 $-40^{\circ}C \le TA \le +125^{\circ}C$  (extended)

Parm. No.	Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0		5.5	V	See Figure 10-1 through Figure 10-3
D002	RAM Data Retention Voltage <sup>(2)</sup>	Vdr	_	1.5*	_	V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR	—	Vss	—	V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	—	—	V/ms	See section on Power-on Reset for details
D010	Supply Current <sup>(3)</sup>	IDD	 	0.8 0.6 3 4 4.5	1.4 1.0 7 12 16	mA mA mA mA mA	Fosc = 4MHz, VDD = 5.5V, WDT disabled (Note 4)* Fosc = 4MHz, VDD = 3.0V, WDT disabled (Note 4) Fosc = 10MHz, VDD = 3.0V, WDT disabled (Note 6) Fosc = 20MHz, VDD = 4.5V, WDT disabled Fosc = 20MHz, VDD = 5.5V, WDT disabled*
			—	19	27	μA	Fosc = 32kHz, VDD = 3.0V, WDT disabled (Note 6)
D020	Power-Down Current <sup>(5)</sup>	IPD		0.25 0.4 3 5	4 5.5 8 14	μΑ μΑ μΑ μΑ	VDD = 3.0V (Note 6) $VDD = 4.5V^* (Note 6)$ VDD = 5.5V, Industrial VDD = 5.5V, Extended Temp.
D022	WDT Current <sup>(5)</sup>	ΔIWDT	_	2.2	5	μA	VDD = 3.0V (Note 6)
1A	LP Oscillator Operating Frequency RC Oscillator Operating	Fosc	0	_	200	kHz	All temperatures
	Frequency XT Oscillator Operating		0	_	4	MHz	All temperatures
	Frequency HS Oscillator Operating		0	_	4	MHz	All temperatures
	Frequency		0		20	MHz	All temperatures

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

**3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, TOCKI = VDD,  $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.

5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

6: Commercial temperature range only.

#### 10.2 DC CHARACTERISTICS:

PIC16LC505-04 (Commercial, Industrial)

	DC Characteristics Power Supply Pins	-	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq TA \leq +70^\circ C \ (commercial) \\ -40^\circ C \leq TA \leq +85^\circ C \ (industrial) \end{array}$					
Parm. No.	Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
D001	Supply Voltage	Vdd	2.5		5.5	V	See Figure 10-1 through Figure 10-3	
D002	RAM Data Retention Voltage <sup>(2)</sup>	Vdr	—	1.5*	—	V	Device in SLEEP mode	
D003	VDD Start Voltage to ensure Power-on Reset	VPOR	—	Vss	—	V	See section on Power-on Reset for details	
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	—	—	V/ms	See section on Power-on Reset for details	
D010	Supply Current <sup>(3)</sup>	IDD	_	0.8 0.4	1.4 0.8	mA mA	Fosc = 4MHz, VDD = 5.5V, WDT disabled (Note 4)* Fosc = 4MHz, VDD = 2.5V, WDT disabled	
			_	15	23	μA	(Note 4) FOSC = $32kHz$ , VDD = $2.5V$ , WDT disabled (Note 6)	
D020	Power-Down Current (5)	IPD	—	0.25	3	μA	VDD = 2.5V (Note 6)	
			_	0.25 3	4 8	μ <b>Α</b> μ <b>Α</b>	VDD = 3.0V * (Note 6) VDD = 5.5V Industrial	
D022	WDT Current <sup>(5)</sup>	ΔIWDT	_	2.0	4	μA	VDD = 2.5V (Note 6)	
1A	LP Oscillator Operating Frequency RC Oscillator Operating	Fosc	0	_	200	kHz	All temperatures	
	Frequency XT Oscillator Operating		0	_	4	MHz	All temperatures	
	Frequency HS Oscillator Operating		0	_	4	MHz	All temperatures	
	Frequency		0	—	4	MHz	All temperatures	

\* These parameters are characterized but not tested.


- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 6: Commercial temperature range only.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

## PIC16C505

**TABLE 10-2:** 

### 10.5 <u>Timing Diagrams and Specifications</u>



**EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C505** 

AC Chara	cteristics	$\begin{array}{lll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \ (commercial), \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \ (industrial), \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ (extended) \\ \mbox{Operating Voltage VDD range is described in Section 10.1} \end{array}$						
Parameter No.	Sym	Characteristic		Typ <sup>(1)</sup>	Max	Units	Conditions	
1A	Fosc	External CLKIN Frequency <sup>(2)</sup>	DC		4	MHz	XT osc mode	
			DC	—	4	MHz	HS osc mode (PIC16C505-04)	
			DC	—	20	MHz	HS osc mode (PIC16C505-20)	
			DC	—	200	kHz	LP osc mode	
		Oscillator Frequency <sup>(2)</sup>	DC	_	4	MHz	EXTRC osc mode	
			0.1	—	4	MHz	XT osc mode	
			4	—	4	MHz	HS osc mode (PIC16C505-04)	
			DC	_	200	kHz	LP osc mode	
1	Tosc	External CLKIN Period <sup>(2)</sup>	250	_	_	ns	XT osc mode	
			50	—	_	ns	HS osc mode (PIC16C505-20)	
				—	—	μs	LP osc mode	
		Oscillator Period <sup>(2)</sup>	250	—	—	ns	EXTRC osc mode	
			250	-	10,000	ns	XT osc mode	
			250	_	250	ns	HS ocs mode (PIC16C505-04)	
			50	-	250	ns	HS ocs mode (PIC16C505-20)	
			5	—	—	μs	LP osc mode	
2	Тсү	Instruction Cycle Time	—	4/Fosc	DC	ns		

\* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

200

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

ns



#### FIGURE 10-7: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C505

#### TABLE 10-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C505

AC Charac	teristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (u}\\ \mbox{Operating Temperature} & 0^\circ C \leq \\ & -40^\circ C \leq \\ & -40^\circ C \leq \\ \mbox{Operating Voltage VDD range is des} \end{array}$	$TA \le +7$ $TA \le +8$ $TA \le +1$	0°C (co 5°C (in 25°C (e	mmercia dustrial) extended	al)	
Parameter No. Sym		Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000*		—	ns	VDD = 5.0 V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5.0 V (Commercial)
32	Tdrt	Device Reset Timer Period(2)	9*	18*	30*	ms	VDD = 5.0 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	2000*	ns	

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 10-6: DRT (DEVICE RESET TIMER PERIOD - PIC16C505

Oscillator Configuration	POR Reset	Subsequent Resets		
IntRC & ExtRC	18 ms (typical)	300 μs (typical)		
XT, HS & LP	18 ms (typical)	18 ms (typical)		

### FIGURE 10-8: TIMER0 CLOCK TIMINGS - PIC16C505




TABLE 10-7:	TIMER0 CLOCK REQUIREMENTS - PIC16C505
-------------	---------------------------------------

	AC C	haracteristics	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq TA \leq +70^\circ C \mbox{ (commercial)} \\ & -40^\circ C \leq TA \leq +85^\circ C \mbox{ (industrial)} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 10.1.} \end{array}$						
Parm No.	Sym Characteristic			Min	Тур <sup>(1)</sup>	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 TCY + 20*	—	_	ns		
			With Prescaler	10*	—	_	ns		
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 TCY + 20*	—	_	ns		
			With Prescaler	10*	—		ns		
42	Tt0P	T0CKI Period		20 or TCY + 40* N	—		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

\* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


### 11.0 DC AND AC CHARACTERISTICS -PIC16C505


The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation.

#### FIGURE 11-1: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 5.0V) (INTERNAL RC IS CALIBRATED TO 25°C, 5.0V)







#### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-065C Sheet 1 of 2