



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc505-04-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PIC16C505 DEVICE

		PIC16C505
Clock	Maximum Frequency of Operation (MHz)	20
Memory	EPROM Program Memory	1024
Welliory	Data Memory (bytes)	72
	Timer Module(s)	TMR0
Peripherals	Wake-up from SLEEP on pin change	Yes
	I/O Pins	11
	Input Pins	1
Features	Internal Pull-ups	Yes
	In-Circuit Serial Programming	Yes
	Number of Instructions	33
	Packages	14-pin DIP, SOIC, TSSOP

The PIC16C505 device has Power-on Reset, selectable Watchdog Timer, selectable code protect, high I/O current capability and precision internal oscillator.

The PIC16C505 device uses serial programming with data pin RB0 and clock pin RB1.

2.0 PIC16C505 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C505 Product Identification System at the back of this data sheet to specify the correct part number.

2.1 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility of frequent code updates or small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.2 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program medium to high quantity units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.3 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

NOTES:

TABLE 3-1:	PIC16C505 PINOUT DESCRIPTION
------------	------------------------------

Name	DIP Pin #	SOIC Pin #	l/O/P Type	Buffer Type	Description
RB0	13	13	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
RB1	12	12	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
RB2	11	11	I/O	TTL	Bi-directional I/O port.
RB3/MCLR/Vpp	4	4	Ι	TTL/ST	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull- up only when configured as RB3. ST when configured as MCLR.
RB4/OSC2/CLKOUT	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, RB4 in other modes). Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. In EXTRC and INTRC modes, the pin output can be configured to CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RB5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port/oscillator crystal input/external clock source input (RB5 in Internal RC mode only, OSC1 in all other oscillator modes). TTL input when RB5, ST input in external RC oscillator mode.
RC0	10	10	I/O	TTL	Bi-directional I/O port.
RC1	9	9	I/O	TTL	Bi-directional I/O port.
RC2	8	8	I/O	TTL	Bi-directional I/O port.
RC3	7	7	I/O	TTL	Bi-directional I/O port.
RC4	6	6	I/O	TTL	Bi-directional I/O port.
RC5/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
Vdd	1	1	Р	—	Positive supply for logic and I/O pins
Vss	14	14	Р		Ground reference for logic and I/O pins

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1). The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets ⁽²⁾
00h	INDF	Uses contents of FSR to address data memory (not a physical register)								xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit real-ti	me clock/c	ounter						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Low order 8 bits of PC								1111 1111	1111 1111
03h	STATUS	RBWUF	_	PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu ⁽¹⁾
04h	FSR	Indirect dat	a memory	address p	ointer					110x xxxx	11uu uuuu
05h	OSCCAL	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	_	1000 00	uuuu uu
N/A	TRISB	—		I/O contro	l registers					11 1111	11 1111
N/A	TRISC	_		I/O contro	l registers					11 1111	11 1111
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
06h	PORTB	—		RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	uu uuuu
07h	PORTC	—		RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu

TABLE 4-1:SPECIAL FUNCTION REGISTER (SFR) SUMMARY

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: If reset was due to wake-up on pin change, then bit 7 = 1. All other rests will cause bit 7 = 0.

Note 2: Other (non-power-up) resets include external reset through MCLR, watchdog timer and wake-up on pin change reset.

4.5 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal 4 MHz oscillator. It contains six bits for calibration

Note:	Please note that erasing the device will
	also erase the pre-programmed internal
	calibration value for the internal oscillator.
	The calibration value must be read prior to
	erasing the part, so it can be repro-
	grammed correctly later.

After you move in the calibration constant, do not change the value. See Section 7.2.5

REGISTER 4-3: OSCCAL REGISTER (ADDRESS 05h) PIC16C505




TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRISB	—	_	I/O contro	I/O control registers						11 1111
N/A	TRISC	—	_	I/O contro	l registers					11 1111	11 1111
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS	RBWUF	_	PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu ⁽¹⁾
06h	PORTB	—	—	RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	uu uuuu
07h	PORTC			RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: If reset was due to wake-up on pin change, then bit 7 = 1. All other rests will cause bit 7 = 0.

5.5 I/O Programming Considerations

5.5.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., ${\tt BCF}\,,~{\tt BSF},$ etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wiredand"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

; Initial PORTB Settings ; PORTB<5:3> Inputs ; PORTB<2:0> Outputs ; ; PORTB latch PORTB pins -----; BCF ;--01 -ppp --11 pppp PORTB, 5 BCF PORTB, 4 ;--10 -ppp --11 pppp MOVLW 007h ;

TRIS PORTB

; ;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;RB5 to be latched as the pin value (High).

;--10 -ppp

--11 pppp

5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-topart process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.




FIGURE 7-11: WATCHDOG TIMER BLOCK DIAGRAM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets	
N/A	OPTION	RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	

Legend: Shaded boxes = Not used by Watchdog Timer, — = unimplemented, read as '0', u = unchanged.

BSF	Bit Set f						
Syntax:	[<i>label</i>] BSF f,b						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	0101 bbbf ffff						
Description:	Bit 'b' in register 'f' is set.						
Words:	1						
Cycles:	1						
Example:	BSF FLAG_REG, 7						
Before Instru FLAG_R	uction EG = 0x0A						
After Instruction FLAG_REG = 0x8A							
BTFSC	Bit Test f, Skip if Clear						
Syntax:	[label] BTFSC f,b						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	skip if (f) = 0						

ski	skip if (f) = 0							
d: No	None							
01	L10	bbbf	ffff					
	If bit 'b' in register 'f' is 0, then the next instruction is skipped.							
tior inst and	If bit 'b' is 0, then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.							
1								
1(2)							
			FLAG,1					
		GOTO •	PROCESS	S_CODE				
	-	•						
		•						
tructio	n =	address	(HERE)					
PC if FLAG<1>			.,					
	d: Noi If b If b tior inst and 1 1(2 HEF FAI TRU truction G<1>	d: None 0110 If bit 'b' is tion fetch instruction and a NO making th 1 1(2) HERE FALSE TRUE truction G<1> = =	d: None $\begin{array}{c c c c c c c } \hline 0110 & bbbf \\ \hline 0110 & construction is \\ \hline 0110 & construction is \\ \hline 0110 & construction is \\ \hline 0110 & construction \\ \hline 0110 &$	 d: None 0110 bbbf ffff If bit 'b' in register 'f' is 0, the next instruction is skipped. If bit 'b' is 0, then the next in tion fetched during the currinstruction execution is disc and a NOP is executed instemaking this a 2 cycle instruction 1 1(2) HERE BTFSC FLAG, 1 FALSE GOTO PROCESS TRUE address (HERE) uction address (TRUE); G<1> = 1, 				

BTFSS		Bit Test	f, Skip i	if Set						
Syntax:		[label] BTFSS f,b								
Operand	ls:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$								
Operatio	on:	skip if (f<) = 1							
Status A	ffected:	None								
Encodin	g:	0111	bbbf	ffff						
Descript	юп.	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 cycle instruction.								
Words:		1								
Cycles:		1(2)								
Example	: :		BTFSS GOTO •	FLAG,1 PROCESS_C	CODE					
Before Instruction PC = address (HERE)										
After Instructi If FLAG<1 PC if FLAG<1 PC		1> = =	0, address 1, address	(FALSE); (TRUE)						

9.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

9.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

9.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

9.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:


- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

9.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:


- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility





2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





Please reference the Product Identification System section for the maximum rated speed of the parts.

10.3 DC CHARACTERISTICS:

PIC16C505-04 (Commercial, Industrial, Extended) PIC16C505-20(Commercial, Industrial, Extended) PIC16LC505-04 (Commercial, Industrial)

	I	PIC16L	.C505-04	(Com	mercial	, Indu	strial)		
							ss otherwise specified)		
		Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)							
DC CHA	ARACTERISTICS								
		$-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) Operating voltage VDD range as described in DC spec Section 10.1 and							
				י טט י	ange as c	lescribe	ed in DC spec Section 10.1 and		
Param	Section 10.3. aram Characteristic Sym Min Typ† Max Units Conditions								
No.	onaraoteristic	Oyin		1 YPI	Max	Onits	Conditions		
	Input Low Voltage								
	I/O ports	VIL							
D030	with TTL buffer	VIL	Vss	_	0.8V	v	For all $4.5 \le VDD \le 5.5V$		
D030A			VSS	_	0.15VDD	-	otherwise		
D031	with Schmitt Trigger buffer		VSS	_	0.2VDD	v			
D032	MCLR, RC5/T0CKI		VSS	_	0.2VDD	v			
DUUL	(in EXTRC mode)		¥00		0.2000	v			
D033	OSC1 (in XT, HS and LP)		Vss	_	0.3VDD	v	Note1		
2000	Input High Voltage				0.07.55	-			
	I/O ports	VIH		_					
D040	with TTL buffer		2.0	_	Vdd	v	$4.5 \leq VDD \leq 5.5V$		
D040A			0.25VDD	_	Vdd	v			
			+ 0.8VDD				otherwise		
D041	with Schmitt Trigger buffer		0.8Vdd	—	Vdd	v	For entire VDD range		
D042	MCLR, RC5/T0CKI		0.8Vdd	—	Vdd	V			
D042A	OSC1 (XT, HS and LP)		0.7Vdd	—	Vdd	V	Note1		
D043	OSC1 (in EXTRC mode)		0.9Vdd	_	Vdd	V			
D070	GPIO weak pull-up current (Note 4)	IPUR	50	250	400	μA	VDD = 5V, VPIN = VSS		
	Input Leakage Current (Notes 2, 3)								
D060	I/O ports	lı∟	—	—	±1	μA	$Vss \leq VPIN \leq VDD$, Pin at		
							hi-impedance		
D061	GP3/MCLRI (Note 5)		—	—	±30	μΑ	$Vss \le VPIN \le VDD$		
D061A	GP3/MCLRI (Note 6)		—	—	±5	μΑ	$Vss \le VPIN \le VDD$		
D063	OSC1		—	—	±5	μΑ	$Vss \leq VPIN \leq VDD, XT, HS and LP$		
							osc configuration		
	Output Low Voltage								
D080	I/O ports/CLKOUT	Vol	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V,		
							–40°C to +85°C		
D080A			—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5 V,		
							-40°C to +125°C		
D083	OSC2		_	-	0.6	V	IOL = 1.6 mA, VDD = 4.5 V,		
Dacat					0.0		-40°C to +85°C		
D083A			_	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V,		
							–40°C to +125°C		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C505 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.


4: Does not include GP3. For GP3 see parameters D061 and D061A.

5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.

TABLE 10-2:

10.5 <u>Timing Diagrams and Specifications</u>



EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C505

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 10.1} \end{array}$						
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
1A	Fosc	External CLKIN Frequency ⁽²⁾	DC		4	MHz	XT osc mode	
			DC	_	4	MHz	HS osc mode (PIC16C505-04)	
			DC	—	20	MHz	HS osc mode (PIC16C505-20)	
			DC	_	200	kHz	LP osc mode	
		Oscillator Frequency ⁽²⁾	DC	_	4	MHz	EXTRC osc mode	
			0.1	_	4	MHz	XT osc mode	
			4	—	4	MHz	HS osc mode (PIC16C505-04)	
			DC		200	kHz	LP osc mode	
1	Tosc	External CLKIN Period ⁽²⁾	250		_	ns	XT osc mode	
			50	—	_	ns	HS osc mode (PIC16C505-20)	
				_	—	μs	LP osc mode	
		Oscillator Period ⁽²⁾	250	_	—	ns	EXTRC osc mode	
			250	—	10,000	ns	XT osc mode	
			250	-	250	ns	HS ocs mode (PIC16C505-04)	
			50	-	250	ns	HS ocs mode (PIC16C505-20)	
			5	_	—	μs	LP osc mode	
2	Тсү	Instruction Cycle Time	—	4/Fosc	DC	ns		

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.


200

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

ns













FIGURE 11-8: IOL vs. VOL, VDD = 5.5 V



14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	MILLIMETERS					
Dimension Limits		MIN	NOM	MAX		
Number of Pins	N		14			
Pitch	е	1.27 BSC				
Overall Height	А	-	-	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	E	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	8.65 BSC				
Chamfer (Optional)	h	0.25	-	0.50		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.04 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.10	-	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX		
Contact Pitch	E		1.27 BSC			
Contact Pad Spacing	С		5.40			
Contact Pad Width	X			0.60		
Contact Pad Length	Y			1.50		
Distance Between Pads	Gx	0.67				
Distance Between Pads		3.90				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

W

Wake-up from SLEEP	
Watchdog Timer (WDT)	
Period	
Programming Considerations	
WWW Address	
WWW, On-Line Support	2
Z	
Zero hit	7

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support


READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent					
Fror	n: Name						
	Company						
	Address						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
	lication (optional):						
Wou	Id you like a reply? Y N						
Dev	ice: PIC16C505	Literature Number: DS40192D					
Que	stions:						
1.	What are the best features of this document?						
2.	How does this document meet your hardware and soft	ware development needs?					
3.	B. Do you find the organization of this document easy to follow? If not, why?						
1	What additions to the desumant do you think would an	hance the structure and subject?					
4.	What additions to the document do you think would en						
5.	What deletions from the document could be made with	out affecting the overall usefulness?					
6.	Is there any incorrect or misleading information (what a	and where)?					
7.	How would you improve this document?						

PIC16C505 Product Identification System



Please contact your local sales office for exact ordering procedures.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.