



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf5211cae66">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf5211cae66</a>

# Table of Contents

1	MCF5213 Family Configurations	3
1.1	Block Diagram	4
1.2	Features	4
1.3	Reset Signals	20
1.4	PLL and Clock Signals	20
1.5	Mode Selection	20
1.6	External Interrupt Signals	21
1.7	Queued Serial Peripheral Interface (QSPI)	21
1.8	I <sup>2</sup> C I/O Signals	21
1.9	UART Module Signals	22
1.10	DMA Timer Signals	22
1.11	ADC Signals	22
1.12	General Purpose Timer Signals	23
1.13	Pulse Width Modulator Signals	23
1.14	Debug Support Signals	23
1.15	EzPort Signal Descriptions	24
1.16	Power and Ground Pins	25
2	Electrical Characteristics	25
2.1	Maximum Ratings	26
2.2	Current Consumption	27
2.3	Thermal Characteristics	28
2.4	Flash Memory Characteristics	30
2.5	ESD Protection	31
2.6	DC Electrical Specifications	31
2.7	Clock Source Electrical Specifications	32
2.8	General Purpose I/O Timing	33
2.9	Reset Timing	34
2.10	I <sup>2</sup> C Input/Output Timing Specifications	35
2.11	Analog-to-Digital Converter (ADC) Parameters	36
2.12	Equivalent Circuit for ADC Inputs	37
2.13	DMA Timers Timing Specifications	38
2.14	QSPI Electrical Specifications	38
2.15	JTAG and Boundary Scan Timing	39
2.16	Debug AC Timing Specifications	41
3	Mechanical Outline Drawings	43
3.1	64-pin LQFP Package	43
3.2	64 QFN Package	46
3.3	81 MAPBGA Package	50
3.4	100-pin LQFP Package	52
4	Revision History	54

## List of Figures

Figure 1.	MCF5213 Block Diagram	4
Figure 2.	100 LQFP Pin Assignments	13
Figure 3.	81 MAPBGA Pin Assignments	14
Figure 4.	64 LQFP and 64 QFN Pin Assignments	15
Figure 5.	GPIO Timing	34
Figure 6.	RSTI and Configuration Override Timing	34
Figure 7.	I <sup>2</sup> C Input/Output Timings	36

Figure 8.	Equivalent Circuit for A/D Loading	37
Figure 9.	QSPI Timing	38
Figure 10.	Test Clock Input Timing	39
Figure 11.	Boundary Scan (JTAG) Timing	40
Figure 12.	Test Access Port Timing	40
Figure 13.	TRST Timing	40
Figure 14.	Real-Time Trace AC Timing	41
Figure 15.	BDM Serial Port AC Timing	42

## List of Tables

Table 1.	MCF5213 Family Configurations	3
Table 2.	Orderable Part Number Summary	12
Table 3.	Pin Functions by Primary and Alternate Purpose	16
Table 4.	Reset Signals	20
Table 5.	PLL and Clock Signals	20
Table 6.	Mode Selection Signals	20
Table 7.	Clocking Modes	20
Table 8.	External Interrupt Signals	21
Table 9.	Queued Serial Peripheral Interface (QSPI) Signals	21
Table 10.	I <sup>2</sup> C I/O Signals	21
Table 11.	UART Module Signals	22
Table 12.	DMA Timer Signals	22
Table 13.	ADC Signals	22
Table 14.	GPT Signals	23
Table 15.	PWM Signals	23
Table 16.	Debug Support Signals	23
Table 17.	EzPort Signal Descriptions	24
Table 18.	Power and Ground Pins	25
Table 19.	Absolute Maximum Ratings	26
Table 20.	Current Consumption in Low-Power Mode	27
Table 21.	Typical Active Current Consumption Specifications	28
Table 22.	Thermal Characteristics	28
Table 23.	SGFM Flash Program and Erase Characteristics	30
Table 24.	SGFM Flash Module Life Characteristics	30
Table 25.	ESD Protection Characteristics	31
Table 26.	DC Electrical Specifications	31
Table 27.	PLL Electrical Specifications	32
Table 28.	GPIO Timing	33
Table 29.	Reset and Configuration Override Timing	34
Table 30.	I <sup>2</sup> C Input Timing Specifications between I2C_SCL and I2C_SDA	35
Table 31.	I <sup>2</sup> C Output Timing Specifications between I2C_SCL and I2C_SDA	35
Table 32.	ADC Parameters	36
Table 33.	Timer Module AC Timing Specifications	38
Table 34.	QSPI Modules AC Timing Specifications	38
Table 35.	JTAG and Boundary Scan Timing	39
Table 36.	Debug AC Timing Specification	41
Table 37.	Revision History	54

- Version 2 ColdFire variable-length RISC processor core
  - Static operation
  - 32-bit address and data paths on-chip
  - Up to 80 MHz processor core frequency
  - Sixteen general-purpose, 32-bit data and address registers
  - Implements ColdFire ISA\_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA\_A+)
  - Multiply-Accumulate (MAC) unit with 32-bit accumulator to support  $16 \times 16 \rightarrow 32$  or  $32 \times 32 \rightarrow 32$  operations
  - Illegal instruction decode that allows for 68-Kbyte emulation support
- System debug support
  - Real-time trace for determining dynamic execution path
  - Background debug mode (BDM) for in-circuit debugging (DEBUG\_B+)
  - Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
- On-chip memories
  - 32-Kbyte dual-ported SRAM on CPU internal bus, supporting core and DMA access with standby power supply support
  - 256 Kbytes of interleaved flash memory supporting 2-1-1-1 accesses
- Power management
  - Fully static operation with processor sleep and whole chip stop modes
  - Rapid response to interrupts from the low-power sleep mode (wake-up feature)
  - Clock enable/disable for each peripheral when not used
- FlexCAN 2.0B module
  - Based on and includes all existing features of the Freescale TouCAN module
  - Full implementation of the CAN protocol specification version 2.0B
    - Standard data and remote frames (up to 109 bits long)
    - Extended data and remote frames (up to 127 bits long)
    - Zero to eight bytes data length
    - Programmable bit rate up to 1 Mbit/sec
  - Flexible message buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
  - Unused MB space can be used as general purpose RAM space
  - Listen-only mode capability
  - Content-related addressing
  - No read/write semaphores
  - Three programmable mask registers: global for MBs 0-13, special for MB14, and special for MB15
  - Programmable transmit-first scheme: lowest ID or lowest buffer number
  - Time stamp based on 16-bit free-running timer
  - Global network time, synchronized by a specific message
  - Maskable interrupts
- Three universal asynchronous/synchronous receiver transmitters (UARTs)
  - 16-bit divider for clock generation
  - Interrupt control logic with maskable interrupts
  - DMA support
  - Data formats can be 5, 6, 7 or 8 bits with even, odd, or no parity
  - Up to two stop bits in 1/16 increments

- System configuration during reset
- Selects one of six clock modes
- Configures output pad drive strength
- Unique part identification number and part revision number
- General purpose I/O interface
  - Up to 56 bits of general purpose I/O
  - Bit manipulation supported via set/clear functions
  - Programmable drive strengths
  - Unused peripheral pins may be used as extra GPIO
- JTAG support for system level board testing

### 1.1.2 V2 Core Overview

The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction execution and calculates operand effective addresses, if needed.

The V2 core implements the ColdFire instruction set architecture revision A+ with added support for a separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the MCF5213 core includes the multiply-accumulate (MAC) unit for improved signal processing capabilities. The MAC implements a three-stage arithmetic pipeline, optimized for 16×16 bit operations, with support for one 32-bit accumulator. Supported operands include 16- and 32-bit signed and unsigned integers, signed fractional operands, and a complete set of instructions to process these data types. The MAC provides support for execution of DSP operations within the context of a single processor at a minimal hardware cost.

### 1.1.3 Integrated Debug Module

The ColdFire processor core debug interface is provided to support system debugging with low-cost debug and emulator development tools. Through a standard debug interface, access to debug information and real-time tracing capability is provided on 100-lead packages. This allows the processor and system to be debugged at full speed without the need for costly in-circuit emulators.

The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an address mask register, a data and a data mask register, four PC registers, and one PC mask register. These registers can be accessed through the dedicated debug serial communication channel or from the processor's supervisor mode programming model. The breakpoint registers can be configured to generate triggers by combining the address, data, and PC conditions in a variety of single- or dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception. The MCF5213 implements revision B+ of the ColdFire Debug Architecture.

The MCF5213's interrupt servicing options during emulator mode allow real-time critical interrupt service routines to be serviced while processing a debug interrupt event. This ensures the system continues to operate even during debugging.

To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining processor activity at the CPU's clock rate. The MCF5213 includes a new debug signal, ALLPST. This signal is the logical AND of the processor status (PST[3:0]) signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).

The full debug/trace interface is available only on the 100-pin packages. However, every product features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.

### 1.1.13 General Purpose Timer (GPT)

The general purpose timer (GPT) is a four-channel timer module consisting of a 16-bit programmable counter driven by a seven-stage programmable prescaler. Each of the four channels can be configured for input capture or output compare. Additionally, channel three, can be configured as a pulse accumulator.

A timer overflow function allows software to extend the timing capability of the system beyond the 16-bit range of the counter. The input capture and output compare functions allow simultaneous input waveform measurements and output waveform generation. The input capture function can capture the time of a selected transition edge. The output compare function can generate output waveforms and timer software delays. The 16-bit pulse accumulator can operate as a simple event counter or a gated time accumulator.

### 1.1.14 Periodic Interrupt Timers (PIT0 and PIT1)

The two periodic interrupt timers (PIT0 and PIT1) are 16-bit timers that provide interrupts at regular intervals with minimal processor intervention. Each timer can count down from the value written in its PIT modulus register or it can be a free-running down-counter.

### 1.1.15 Pulse-Width Modulation (PWM) Timers

The MCF5213 has an 8-channel, 8-bit PWM timer. Each channel has a programmable period and duty cycle as well as a dedicated counter. Each of the modulators can create independent continuous waveforms with software-selectable duty rates from 0% to 100%. The PWM outputs have programmable polarity, and can be programmed as left aligned outputs or center aligned outputs. For higher period and duty cycle resolution, each pair of adjacent channels ([7:6], [5:4], [3:2], and [1:0]) can be concatenated to form a single 16-bit channel. The module can, therefore, be configured to support 8/0, 6/1, 4/2, 2/3, or 0/4 8-/16-bit channels.

### 1.1.16 Software Watchdog Timer

The watchdog timer is a 32-bit timer that facilitates recovery from runaway code. The watchdog counter is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown.

### 1.1.17 Phase-Locked Loop (PLL)

The clock module contains a crystal oscillator, 8 MHz on-chip relaxation oscillator (OCO), phase-locked loop (PLL), reduced frequency divider (RFD), low-power divider status/control registers, and control logic. To improve noise immunity, the PLL, crystal oscillator, and relaxation oscillator have their own power supply inputs: VDDPLL and VSSPLL. All other circuits are powered by the normal supply pins, VDD and VSS.

### 1.1.18 Interrupt Controller (INTC)

The MCF5213 has a single interrupt controller that supports up to 63 interrupt sources. There are 56 programmable sources, 49 of which are assigned to unique peripheral interrupt requests. The remaining seven sources are unassigned and may be used for software interrupt requests.

### 1.1.19 DMA Controller

The direct memory access (DMA) controller provides an efficient way to move blocks of data with minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCRn[START] bit or by the occurrence of certain UART or DMA timer events.

Figure 4 shows the pinout configuration for the 64 LQFP and 64 QFN.




Figure 4. 64 LQFP and 64 QFN Pin Assignments

Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

## 1.8 UART Module Signals

Table 11 describes the UART module signals.

**Table 11. UART Module Signals**

Signal Name	Abbreviation	Function	I/O
Transmit Serial Data Output	UTXD $n$	Transmitter serial data outputs for the UART modules. The output is held high (mark condition) when the transmitter is disabled, idle, or in the local loopback mode. Data is shifted out, LSB first, on this pin at the falling edge of the serial clock source.	O
Receive Serial Data Input	URXD $n$	Receiver serial data inputs for the UART modules. Data is received on this pin LSB first. When the UART clock is stopped for power-down mode, any transition on this pin restarts the clock.	I
Clear-to-Send	$\overline{\text{UCTS}}n$	Indication to the UART modules that they can begin data transmission.	I
Request-to-Send	$\overline{\text{URTS}}n$	Automatic request-to-send outputs from the UART modules. This signal can also be configured to be asserted and negated as a function of the RxFIFO level.	O

## 1.9 DMA Timer Signals

Table 12 describes the signals of the four DMA timer modules.

**Table 12. DMA Timer Signals**

Signal Name	Abbreviation	Function	I/O
DMA Timer Input	DTIN	Event input to the DMA timer modules.	I
DMA Timer Output	DTOUT	Programmable output from the DMA timer modules.	O

## 1.10 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

**Table 13. ADC Signals**

Signal Name	Abbreviation	Function	I/O
Analog Inputs	AN[7:0]	Inputs to the analog-to-digital converter.	I
Analog Reference	V <sub>RH</sub>	Reference voltage high and low inputs.	I
	V <sub>RL</sub>		I
Analog Supply	V <sub>DDA</sub>	Isolate the ADC circuitry from power supply noise.	—
	V <sub>SSA</sub>		—
ADC Sync Inputs	SYNCA / SYNCB	These signals can initiate an analog-to-digital conversion process.	I

**Table 16. Debug Support Signals (continued)**

Signal Name	Abbreviation	Function	I/O
Development Serial Input	DSI	Development Serial Input - Internally synchronized input that provides data input for the serial communication port to the debug module, after the DSCLK has been seen as high (logic 1).	I
Development Serial Output	DSO	Development Serial Output - Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high.	O
Debug Data	DDATA[3:0]	Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0].	O
Processor Status Clock	PSTCLK	Processor Status Clock - Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values. If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and PST and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be reenabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs. PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing.	O
Processor Status Outputs	PST[3:0]	Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0].	O
All Processor Status Outputs	ALLPST	Logical AND of PST[3:0]. The CLKOUT signal can be used by the development system to know when to sample ALLPST.	O

## 1.14 EzPort Signal Descriptions

Table contains a list of EzPort external signals.

**Table 17. EzPort Signal Descriptions**

Signal Name	Abbreviation	Function	I/O
EzPort Clock	EZPCK	Shift clock for EzPort transfers.	I
EzPort Chip Select	EZPCS	Chip select for signalling the start and end of serial transfers.	I
EzPort Serial Data In	EZPD	EZPD is sampled on the rising edge of EZPCK.	I
EzPort Serial Data Out	EZPQ	EZPQ transitions on the falling edge of EZPCK.	O



## 1.15 Power and Ground Pins

The pins described in [Table 18](#) provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

**Table 18. Power and Ground Pins**

Signal Name	Abbreviation	Function
PLL Analog Supply	VDDPLL, VSSPLL	Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply.
Positive Supply	VDD	These pins supply positive power to the core logic.
Ground	VSS	This pin is the negative supply (ground) to the chip.

## 2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF5213 microcontroller unit, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

## Electrical Characteristics

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \Theta_{JMA}) \quad (1)$$

Where:

- $T_A$  = ambient temperature, °C
- $\Theta_{JA}$  = package thermal resistance, junction-to-ambient, °C/W
- $P_D$  =  $P_{INT} + P_{I/O}$
- $P_{INT}$  = chip internal power,  $I_{DD} \times V_{DD}$ , watts
- $P_{I/O}$  = power dissipation on input and output pins — user determined, watts

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \Theta_{JMA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## 2.4 Flash Memory Characteristics

The flash memory characteristics are shown in [Table 23](#) and [Table 24](#).

**Table 23. SGFM Flash Program and Erase Characteristics**

( $V_{DDF} = 2.7$  to  $3.6$  V)

Parameter	Symbol	Min	Typ	Max	Unit
System clock (read only)	$f_{\text{sys}(R)}$	0	—	66.67 or 80 <sup>1</sup>	MHz
System clock (program/erase) <sup>2</sup>	$f_{\text{sys}(P/E)}$	0.15	—	66.67 or 80 <sup>1</sup>	MHz

<sup>1</sup> Depending on packaging; see [Table 2](#).

<sup>2</sup> Refer to the flash memory section for more information

**Table 24. SGFM Flash Module Life Characteristics**

( $V_{DDF} = 2.7$  to  $3.6$  V)

Parameter	Symbol	Value	Unit
Maximum number of guaranteed program/erase cycles <sup>1</sup> before failure	P/E	10,000 <sup>2</sup>	Cycles
Data retention at average operating temperature of 85°C	Retention	10	Years

<sup>1</sup> A program/erase cycle is defined as switching the bits from 1 → 0 → 1.

<sup>2</sup> Reprogramming of a flash memory array block prior to erase is not required.

## 2.5 ESD Protection

Table 25. ESD Protection Characteristics<sup>1, 2</sup>

Characteristics	Symbol	Value	Units
ESD target for Human Body Model	HBM	2000	V
ESD target for Machine Model	MM	200	V
HBM circuit description	$R_{series}$	1500	$\Omega$
	C	100	pF
MM circuit description	$R_{series}$	0	$\Omega$
	C	200	pF
Number of pulses per pin (HBM)			—
• Positive pulses	—	1	
• Negative pulses	—	1	
Number of pulses per pin (MM)			—
• Positive pulses	—	3	
• Negative pulses	—	3	
Interval of pulses	—	1	sec

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 2.6 DC Electrical Specifications

Table 26. DC Electrical Specifications<sup>1</sup>

Characteristic	Symbol	Min	Max	Unit
Supply voltage	$V_{DD}$	3.0	3.6	V
Standby voltage	$V_{STBY}$	3.0	3.6	V
Input high voltage	$V_{IH}$	$0.7 \times V_{DD}$	4.0	V
Input low voltage	$V_{IL}$	$V_{SS} - 0.3$	$0.35 \times V_{DD}$	V
Input hysteresis	$V_{HYS}$	$0.06 \times V_{DD}$	—	mV
Low-voltage detect trip voltage ( $V_{DD}$ falling)	$V_{LVD}$	2.15	2.3	V
Low-voltage detect hysteresis ( $V_{DD}$ rising)	$V_{LVDHYS}$	60	120	mV
Input leakage current $V_{in} = V_{DD}$ or $V_{SS}$ , digital pins	$I_{in}$	-1.0	1.0	$\mu A$
Output high voltage (all input/output and all output pins) $I_{OH} = -2.0$ mA	$V_{OH}$	$V_{DD} - 0.5$	—	V
Output low voltage (all input/output and all output pins) $I_{OL} = 2.0$ mA	$V_{OL}$	—	0.5	V

**Table 26. DC Electrical Specifications (continued)<sup>1</sup>**

Characteristic	Symbol	Min	Max	Unit
Output high voltage (high drive) $I_{OH} = -5 \text{ mA}$	$V_{OH}$	$V_{DD} - 0.5$	—	V
Output low voltage (high drive) $I_{OL} = 5 \text{ mA}$	$V_{OL}$	—	0.5	V
Output high voltage (low drive) $I_{OH} = -2 \text{ mA}$	$V_{OH}$	$V_{DD} - 0.5$	—	V
Output low voltage (low drive) $I_{OL} = 2 \text{ mA}$	$V_{OL}$	—	0.5	V
Weak internal pull Up device current, tested at $V_{IL}$ Max. <sup>2</sup>	$I_{APU}$	-10	-130	$\mu\text{A}$
Input Capacitance <sup>3</sup> • All input-only pins • All input/output (three-state) pins	$C_{in}$	— —	7 7	pF

<sup>1</sup> Refer to Table 27 for additional PLL specifications.

<sup>2</sup> Refer to Table 3 for pins having internal pull-up devices.

<sup>3</sup> This parameter is characterized before qualification rather than 100% tested.

## 2.7 Clock Source Electrical Specifications

**Table 27. PLL Electrical Specifications**

( $V_{DD}$  and  $V_{DDPLL} = 2.7$  to  $3.6 \text{ V}$ ,  $V_{SS} = V_{SSPLL} = 0 \text{ V}$ )

Characteristic	Symbol	Min	Max	Unit
PLL reference frequency range • Crystal reference • External reference	$f_{ref\_crystal}$ $f_{ref\_ext}$	2 2	10.0 10.0	MHz
System frequency <sup>1</sup> • External clock mode • On-chip PLL frequency	$f_{sys}$	0 $f_{ref} / 32$	66.67 or 80 <sup>2</sup> 66.67 or 80 <sup>2</sup>	MHz
Loss of reference frequency <sup>3, 5</sup>	$f_{LOR}$	100	1000	kHz
Self clocked mode frequency <sup>4</sup>	$f_{SCM}$	1	5	MHz
Crystal start-up time <sup>5, 6</sup>	$t_{cst}$	—	10	ms
EXTAL input high voltage • External reference	$V_{IHEXT}$	2.0	$V_{DD}$	V
EXTAL input low voltage • External reference	$V_{ILEXT}$	$V_{SS}$	0.8	V
PLL lock time <sup>4, 7</sup>	$t_{pll}$	—	500	$\mu\text{s}$
Duty cycle of reference <sup>4</sup>	$t_{dc}$	40	60	% $f_{ref}$




Figure 5. GPIO Timing

## 2.9 Reset Timing

Table 29. Reset and Configuration Override Timing

( $V_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = 0$  V,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

NUM	Characteristic	Symbol	Min	Max	Unit
R1	$\overline{RSTI}$ input valid to CLKOUT High	$t_{RVCH}$	9	—	ns
R2	CLKOUT High to $\overline{RSTI}$ Input invalid	$t_{CHRI}$	1.5	—	ns
R3	$\overline{RSTI}$ input valid time <sup>2</sup>	$t_{RIVT}$	5	—	$t_{CYC}$
R4	CLKOUT High to $\overline{RSTO}$ Valid	$t_{CHROV}$	—	10	ns

<sup>1</sup> All AC timing is shown with respect to 50%  $V_{DD}$  levels unless otherwise noted.

<sup>2</sup> During low power STOP, the synchronizers for the  $\overline{RSTI}$  input are bypassed and  $\overline{RSTI}$  is asserted asynchronously to the system. Thus,  $\overline{RSTI}$  must be held a minimum of 100 ns.




Figure 6.  $\overline{RSTI}$  and Configuration Override Timing

## 2.15 JTAG and Boundary Scan Timing

Table 35. JTAG and Boundary Scan Timing

Num	Characteristics <sup>1</sup>	Symbol	Min	Max	Unit
J1	TCLK frequency of operation	$f_{JCYC}$	DC	1/4	$f_{sys}/2$
J2	TCLK cycle period	$t_{JCYC}$	$4 \times t_{CYC}$	—	ns
J3	TCLK clock pulse width	$t_{JCW}$	26	—	ns
J4	TCLK rise and fall times	$t_{JCRF}$	0	3	ns
J5	Boundary scan input data setup time to TCLK rise	$t_{BSDST}$	4	—	ns
J6	Boundary scan input data hold time after TCLK rise	$t_{BSDHT}$	26	—	ns
J7	TCLK low to boundary scan output data valid	$t_{BSDV}$	0	33	ns
J8	TCLK low to boundary scan output high Z	$t_{BSDZ}$	0	33	ns
J9	TMS, TDI input data setup time to TCLK rise	$t_{TAPBST}$	4	—	ns
J10	TMS, TDI Input data hold time after TCLK rise	$t_{TAPBHT}$	10	—	ns
J11	TCLK low to TDO data valid	$t_{TDODV}$	0	26	ns
J12	TCLK low to TDO high Z	$t_{TDODZ}$	0	8	ns
J13	$\overline{TRST}$ assert time	$t_{TRSTAT}$	100	—	ns
J14	$\overline{TRST}$ setup time (negation) to TCLK high	$t_{TRSTST}$	10	—	ns

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, it is not associated with any timing.




Figure 10. Test Clock Input Timing




Figure 11. Boundary Scan (JTAG) Timing




Figure 12. Test Access Port Timing





Figure 13.  $\overline{TRST}$  Timing

# 3 Mechanical Outline Drawings

This section describes the physical properties of the MCF5213 and its derivatives.

## 3.1 64-pin LQFP Package



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASS23234W		REV: D
	CASE NUMBER: 840F-02		06 APR 2005
	STANDARD: JEDEC MS-026 BCD		





NOTES:


1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- △4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- △5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- △6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- △7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- △8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASS23234W		REV: D
	CASE NUMBER: 840F-02		06 APR 2005
	STANDARD: JEDEC MS-026 BCD		


# 3.2 64 QFN Package





 <small>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</small>		REVISION HISTORY		DOCUMENT NO: 98ASA10690D	
				PAGE: 1740	
				REV: 0	
LTR	ORIGINATOR	REVISIONS		DRAFTER	DATE
0	ERIC TRIPLETT	RELEASED FOR PRODUCTION		TAYLOR LIU	27JUL2005
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 64 TERMINAL, 0.5 PITCH (9 X 9 X 1)			CASE NUMBER: 1740-01		
			STANDARD: JEDEC MO-220 VMMD-3		
			PACKAGE CODE: 6200	SHEET:	4 OF 4

### 3.4 100-pin LQFP Package



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	<b>MECHANICAL OUTLINE</b>	PRINT VERSION NOT TO SCALE
TITLE: 100 LEAD LQFP 14 X 14, 0.5 PITCH, 1.4 THICK	DOCUMENT NO: 98ASS23308W	REV: G
	CASE NUMBER: 983-03	07 APR 2005
	STANDARD: NON-JEDEC	