



#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	81-LBGA
Supplier Device Package	81-MAPBGA (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5213lcvm80

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### MCF5213 Family Configurations



Figure 1. MCF5213 Block Diagram

## 1.1 Features

This document contains information on a new product under development. Freescale reserves the right to change or discontinue this product without notice. Specifications and information herein are subject to change without notice.

## **1.1.1 Feature Overview**

The MCF5213 family includes the following features:

### MCF5213 Family Configurations

- Error-detection capabilities
- Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
- Transmit and receive FIFO buffers
- I<sup>2</sup>C module
  - Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
  - Fully compatible with industry-standard I<sup>2</sup>C bus
  - Master and slave modes support multiple masters
  - Automatic interrupt generation with programmable level
- Queued serial peripheral interface (QSPI)
  - Full-duplex, three-wire synchronous transfers
  - Up to four chip selects available
  - Master mode operation only
  - Programmable bit rates up to half the CPU clock frequency
  - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
  - Eight analog input channels
  - 12-bit resolution
  - Minimum 1.125 μs conversion time
  - Simultaneous sampling of two channels for motor control applications
  - Single-scan or continuous operation
  - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit
  - Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
  - 12.5 ns resolution at 80 MHz
  - Programmable sources for clock input, including an external clock option
  - Programmable prescaler
  - Input capture capability with programmable trigger edge on input pin
  - Output compare with programmable mode for the output pin
  - Free run and restart modes
  - Maskable interrupts on input capture or output compare
  - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
  - 16-bit architecture
  - Programmable prescaler
  - Output pulse-widths variable from microseconds to seconds
  - Single 16-bit input pulse accumulator
  - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
  - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
  - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
  - Programmable period and duty cycle
  - Programmable enable/disable for each channel
  - Software selectable polarity for each channel
  - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.



Pin Group	Primary Function	Secondary Function	Tertiary Function	Quaternary Function	Drive Strength / Control <sup>1</sup>	Slew Rate / Control <sup>1</sup>	Pull-up / Pull-down <sup>2</sup>	Pin on 100 LQFP	Pin on 81 MAPBGA	Pin on 64 LQFP/QFN
ADC	AN7	—		GPIO	Low	FAST	—	51	H9	33
	AN6	_		GPIO	Low	FAST	—	52	G9	34
	AN5	_		GPIO	Low	FAST	—	53	G8	35
	AN4	—	_	GPIO	Low	FAST	—	54	F9	36
	AN3	—	_	GPIO	Low	FAST	—	46	G7	28
	AN2	_		GPIO	Low	FAST	—	45	G6	27
	AN1	—	_	GPIO	Low	FAST	—	44	H6	26
	AN0	—	_	GPIO	Low	FAST	—	43	J6	25
	SYNCA <sup>3</sup>	—		—	N/A	N/A	—	—	—	—
	SYNCB <sup>3</sup>	—		—	N/A	N/A	—	—	_	—
	VDDA	—	_	—	N/A	N/A	—	50	H8	32
	VSSA	—		—	N/A	N/A	—	47	H7, J9	29
	VRH	—	_	—	N/A	N/A	—	49	J8	31
	VRL	—	_	—	N/A	N/A	—	48	J7	30
Clock	EXTAL	—	_	—	N/A	N/A	—	73	B9	47
Generation	XTAL	—	_	—	N/A	N/A	—	72	C9	46
	VDDPLL	—		—	N/A	N/A	—	74	B8	48
	VSSPLL	—		—	N/A	N/A	—	71	C8	45
Debug Data	ALLPST	—		—	High	FAST	—	86	A6	55
	DDATA[3:0]	—		GPIO	High	FAST	—	84,83,78,77	—	—
	PST[3:0]	—		GPIO	High	FAST	—	70,69,66,65	—	—
l <sup>2</sup> C	SCL	CANTX <sup>4</sup>	UTXD2	GPIO	PDSR[0]	PSRR[0]	pull-up <sup>5</sup>	10	E1	8
	SDA	CANRX <sup>3</sup>	URXD2	GPIO	PDSR[0]	PSRR[0]	pull-up <sup>5</sup>	11	E2	9

## Table 3. Pin Functions by Primary and Alternate Purpose

MCF5213 Family Configurations

16



Pin Group	Primary Function	Secondary Function	Tertiary Function	Quaternary Function	Drive Strength / Control <sup>1</sup>	Slew Rate / Control <sup>1</sup>	Pull-up / Pull-down <sup>2</sup>	Pin on 100 LQFP	Pin on 81 MAPBGA	Pin on 64 LQFP/QFN
QSPI	QSPI_DIN/ EZPD	CANRX <sup>4</sup>	URXD1	GPIO	PDSR[2]	PSRR[2]		16	F3	12
	QSPI_DOUT/ EZPQ	CANTX <sup>4</sup>	UTXD1	GPIO	PDSR[1]	PSRR[1]	_	17	G1	13
	QSPI_CLK/ EZPCK	SCL	URTS1	GPIO	PDSR[3]	PSRR[3]	pull-up <sup>8</sup>	18	G2	14
	QSPI_CS3	SYNCA	SYNCB	GPIO	PDSR[7]	PSRR[7]	—	12	F1	—
	QSPI_CS2	_	_	GPIO	PDSR[6]	PSRR[6]		13	F2	—
	QSPI_CS1	_	_	GPIO	PDSR[5]	PSRR[5]	—	19	H2	—
	QSPI_CS0	SDA	UCTS1	GPIO	PDSR[4]	PSRR[4]	pull-up <sup>8</sup>	20	H1	15
Reset <sup>9</sup>	RSTI	_		—	N/A	N/A	pull-up <sup>9</sup>	96	A3	59
	RSTO	_		—	high	FAST	_	97	B3	60
Test	TEST	_		—	N/A	N/A	pull-down	5	C2	3
Timers, 16-bit	GPT3	_	PWM7	GPIO	PDSR[23]	PSRR[23]	pull-up <sup>10</sup>	62	D8	43
	GPT2	_	PWM5	GPIO	PDSR[22]	PSRR[22]	pull-up <sup>10</sup>	61	D9	42
	GPT1	_	PWM3	GPIO	PDSR[21]	PSRR[21]	pull-up <sup>10</sup>	59	E9	41
	GPT0	_	PWM1	GPIO	PDSR[20]	PSRR[20]	pull-up <sup>10</sup>	58	F7	40
Timers, 32-bit	DTIN3	DTOUT3	PWM6	GPIO	PDSR[19]	PSRR[19]	—	32	H3	19
	DTIN2	DTOUT2	PWM4	GPIO	PDSR[18]	PSRR[18]	_	31	J3	18
	DTIN1	DTOUT1	PWM2	GPIO	PDSR[17]	PSRR[17]	—	37	G4	23
	DTIN0	DTOUT0	PWM0	GPIO	PDSR[16]	PSRR[16]	—	36	H4	22
UART 0	UCTS0	CANRX	—	GPIO	PDSR[11]	PSRR[11]	—	6	C1	4
	URTS0	CANTX	—	GPIO	PDSR[10]	PSRR[10]	—	9	D3	7
	URXD0	_	—	GPIO	PDSR[9]	PSRR[9]	—	7	D1	5
	UTXD0	_	_	GPIO	PDSR[8]	PSRR[8]	—	8	D2	6

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

MCF5213 Family Configurations

18



## 1.5 External Interrupt Signals

Table 8 describes the external interrupt signals.

**Table 8. External Interrupt Signals** 

Signal Name	Abbreviation	Function	I/O
External Interrupts	IRQ[7:1]	External interrupt sources.	Ι

# 1.6 Queued Serial Peripheral Interface (QSPI)

Table 9 describes the QSPI signals.

Table 9	Queued	Serial	Peri	nheral	Interface	(OSPI)	Signals
Table 3.	Queueu	Jenai	L CII	pricial	menace	(GOFI)	Signals

Signal Name	Abbreviation	Function	I/O
QSPI Synchronous Serial Output	QSPI_DOUT	Provides the serial data from the QSPI and can be programmed to be driven on the rising or falling edge of QSPI_CLK.	0
QSPI Synchronous Serial Data Input	QSPI_DIN	Provides the serial data to the QSPI and can be programmed to be sampled on the rising or falling edge of QSPI_CLK.	I
QSPI Serial Clock	QSPI_CLK	Provides the serial clock from the QSPI. The polarity and phase of QSPI_CLK are programmable.	0
Synchronous Peripheral Chip Selects	QSPI_CS[3:0]	QSPI peripheral chip select; can be programmed to be active high or low.	0

# 1.7 I<sup>2</sup>C I/O Signals

Table 10 describes the I<sup>2</sup>C serial interface module signals.

## Table 10. I<sup>2</sup>C I/O Signals

Signal Name	Abbreviation	Function	I/O
Serial Clock	SCL	Open-drain clock signal for the for the $I^2C$ interface. When the bus is In master mode, this clock is driven by the $I^2C$ module; when the bus is in slave mode, this clock becomes the clock input.	I/O
Serial Data	SDA	Open-drain signal that serves as the data input/output for the I <sup>2</sup> C interface.	I/O



**MCF5213 Family Configurations** 

## 1.8 UART Module Signals

Table 11 describes the UART module signals.

Signal Name	Abbreviation	Function	I/O
Transmit Serial Data Output	UTXDn	Transmitter serial data outputs for the UART modules. The output is held high (mark condition) when the transmitter is disabled, idle, or in the local loopback mode. Data is shifted out, LSB first, on this pin at the falling edge of the serial clock source.	0
Receive Serial Data Input	URXDn	Receiver serial data inputs for the UART modules. Data is received on this pin LSB first. When the UART clock is stopped for power-down mode, any transition on this pin restarts the clock.	I
Clear-to-Send	UCTSn	Indication to the UART modules that they can begin data transmission.	I
Request-to-Send	URTSn	Automatic request-to-send outputs from the UART modules. This signal can also be configured to be asserted and negated as a function of the RxFIFO level.	0

## 1.9 DMA Timer Signals

Table 12 describes the signals of the four DMA timer modules.

### Table 12. DMA Timer Signals

Signal Name	Abbreviation	Function	I/O
DMA Timer Input	DTIN	Event input to the DMA timer modules.	Ι
DMA Timer Output	DTOUT	Programmable output from the DMA timer modules.	0

## 1.10 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

## Table 13. ADC Signals

Signal Name	Abbreviation	Function	I/O
Analog Inputs	AN[7:0]	Inputs to the analog-to-digital converter.	I
Analog Reference	V <sub>RH</sub>	Reference voltage high and low inputs.	I
	V <sub>RL</sub>		I
Analog Supply	V <sub>DDA</sub>	Isolate the ADC circuitry from power supply noise.	_
	V <sub>SSA</sub>		
ADC Sync Inputs	SYNCA / SYNCB	These signals can initiate an analog-to-digital conversion process.	I



## 1.11 General Purpose Timer Signals

Table 14 describes the general purpose timer signals.

Table 14. GPT Signals

Signal Name	Abbreviation	Function	I/O
General Purpose Timer Input/Output	GPT[3:0]	Inputs to or outputs from the general purpose timer module.	I/O

## 1.12 Pulse Width Modulator Signals

Table 15 describes the PWM signals.

<b>Table</b>	15.	PWM	Signals
--------------	-----	-----	---------

Signal Name	Abbreviation	Function	I/O
PWM Output Channels	PWM[7:0]	Pulse width modulated output for PWM channels.	0

## 1.13 Debug Support Signals

These signals are used as the interface to the on-chip JTAG controller and the BDM logic.

Signal Name	Abbreviation	Function	I/O
JTAG Enable	JTAG_EN	Select between debug module and JTAG signals at reset.	Ι
Test Reset	TRST	This active-low signal is used to initialize the JTAG logic asynchronously.	Ι
Test Clock	TCLK	Used to synchronize the JTAG logic.	I
Test Mode Select	TMS	Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.	Ι
Test Data Input	TDI	Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.	Ι
Test Data Output	TDO	Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.	0
Development Serial Clock	DSCLK	Development Serial Clock - Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.	Ι
Breakpoint	ВКРТ	Breakpoint - Input used to request a manual breakpoint. Assertion of BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor.	Ι

Table 16. Debug Support Signals



## 1.15 Power and Ground Pins

The pins described in Table 18 provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

Table 18. Power and Ground Pins

Signal Name	Abbreviation	Function
PLL Analog Supply	VDDPLL, VSSPLL	Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply.
Positive Supply	VDD	These pins supply positive power to the core logic.
Ground	VSS	This pin is the negative supply (ground) to the chip.

# 2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF5213 microcontroller unit, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

## NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.



Characteristic	Symbol	Typical <sup>1</sup> Active (SRAM)	Typical <sup>1</sup> Active (Flash)	Peak <sup>2</sup>	Unit
1 MHz core & I/O	I <sub>DD</sub>	_	3.48	_	mA
8 MHz core & I/O		7.28	13.37	19.02	
16 MHz core & I/O		12.08	25.08	35.66	
64 MHz core & I/O		40.14	54.62	85.01	
80 MHz core & I/O		49.2	64.09	100.03	
$\label{eq:RAM} \begin{array}{l} \text{RAM standby supply current} \\ \bullet  \text{Normal operation: } V_{\text{DD}} > V_{\text{STBY}} \text{ - } 0.3 \text{ V} \\ \bullet  \text{Transient condition: } V_{\text{STBY}} \text{ - } 0.3 \text{ V} > V_{\text{DD}} \text{ > } V_{\text{SS}} \text{ + } 0.5 \text{ V} \\ \bullet  \text{Standby operation: } V_{\text{DD}} \text{ < } V_{\text{SS}} \text{ + } 0.5 \text{ V} \end{array}$	I <sub>STBY</sub>	N/A <sup>3</sup> N/A <sup>3</sup> N/A <sup>3</sup>		N/A <sup>3</sup> N/A <sup>3</sup> N/A <sup>3</sup>	μA mA μA
Analog supply current <ul> <li>Normal operation</li> <li>Low-power stop</li> </ul>	I <sub>DDA</sub>			16 50	mA μA

### Table 21. Typical Active Current Consumption Specifications

<sup>1</sup> Tested at room temperature with CPU polling a status register. All clocks were off except the UART and CFM (when running from flash memory).

<sup>2</sup> Peak current measured with all modules active, and default drive strength with matching load.

<sup>3</sup> Due to the errata "Non-functional RAM Standby Supply" in the MCF5213 Device Errata, V<sub>STBY</sub> should be connected directly to V<sub>DD</sub> and cannot be used for RAM standby operation.

## 2.3 Thermal Characteristics

Table 22 lists thermal resistance values.

### Table 22. Thermal Characteristics

	Characteristic	;	Symbol	Value	Unit
100 LQFP	Junction to ambient, natural convection	Single layer board (1s)	$\theta_{JA}$	53 <sup>1,2</sup>	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JA}$	39 <sup>1,3</sup>	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	$\theta_{JMA}$	42 <sup>1,3</sup>	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	33 <sup>1,3</sup>	°C/W
	Junction to board	—	$\theta_{JB}$	25 <sup>4</sup>	°C/W
	Junction to case	—	$\theta^{JC}$	9 <sup>5</sup>	°C/W
	Junction to top of package	Natural convection	Ψ <sub>jt</sub>	2 <sup>6</sup>	°C/W
	Maximum operating junction temperature	—	Тj	105	°C



Characteristic	Symbol	Min	Мах	Unit
Output high voltage (high drive) I <sub>OH</sub> = -5 mA	V <sub>OH</sub>	V <sub>DD</sub> – 0.5	_	V
Output low voltage (high drive) I <sub>OL</sub> = 5 mA	V <sub>OL</sub>	—	0.5	V
Output high voltage (low drive) I <sub>OH</sub> = -2 mA	V <sub>OH</sub>	V <sub>DD</sub> - 0.5	_	V
Output low voltage (low drive) I <sub>OL</sub> = 2 mA	V <sub>OL</sub>	_	0.5	V
Weak internal pull Up device current, tested at V <sub>IL</sub> Max. <sup>2</sup>	I <sub>APU</sub>	-10	-130	μA
Input Capacitance <sup>3</sup> <ul> <li>All input-only pins</li> <li>All input/output (three-state) pins</li> </ul>	C <sub>in</sub>	_	7 7	pF

## Table 26. DC Electrical Specifications (continued)<sup>1</sup>

<sup>1</sup> Refer to Table 27 for additional PLL specifications.

<sup>2</sup> Refer to Table 3 for pins having internal pull-up devices.

<sup>3</sup> This parameter is characterized before qualification rather than 100% tested.

# 2.7 Clock Source Electrical Specifications

## Table 27. PLL Electrical Specifications

(V\_{DD} and V\_{DDPLL} = 2.7 to 3.6 V, V\_{SS} = V\_{SSPLL} = 0 V)

Characteristic	Symbol	Min	Мах	Unit
PLL reference frequency range • Crystal reference • External reference	f <sub>ref_crystal</sub> f <sub>ref_ext</sub>	2 2	10.0 10.0	MHz
System frequency <sup>1</sup> • External clock mode • On-chip PLL frequency	f <sub>sys</sub>	0 f <sub>ref</sub> / 32	66.67 or 80 <sup>2</sup> 66.67 or 80 <sup>2</sup>	MHz
Loss of reference frequency <sup>3, 5</sup>	f <sub>LOR</sub>	100	1000	kHz
Self clocked mode frequency <sup>4</sup>	f <sub>SCM</sub>	1	5	MHz
Crystal start-up time <sup>5, 6</sup>	t <sub>cst</sub>	—	10	ms
EXTAL input high voltage <ul> <li>External reference</li> </ul>	V <sub>IHEXT</sub>	2.0	V <sub>DD</sub>	V
EXTAL input low voltage <ul> <li>External reference</li> </ul>	V <sub>ILEXT</sub>	V <sub>SS</sub>	0.8	V
PLL lock time <sup>4,7</sup>	t <sub>lpll</sub>	_	500	μs
Duty cycle of reference <sup>4</sup>	t <sub>dc</sub>	40	60	% f <sub>ref</sub>



### Table 27. PLL Electrical Specifications (continued)

(V<sub>DD</sub> and V<sub>DDPLL</sub> = 2.7 to 3.6 V, V<sub>SS</sub> = V<sub>SSPLL</sub> = 0 V)

Characteristic	Symbol	Min	Мах	Unit
Frequency un-LOCK range	f <sub>UL</sub>	-1.5	1.5	% f <sub>ref</sub>
Frequency LOCK range	f <sub>LCK</sub>	-0.75	0.75	% f <sub>ref</sub>
<ul> <li>CLKOUT period jitter <sup>4, 5, 8, 9</sup>, measured at f<sub>SYS</sub> Max</li> <li>Peak-to-peak (clock edge to clock edge)</li> <li>Long term (averaged over 2 ms interval)</li> </ul>	C <sub>jitter</sub>		10 .01	% f <sub>sys</sub>
On-chip oscillator frequency	f <sub>oco</sub>	7.84	8.16	MHz

<sup>1</sup> All internal registers retain data at 0 Hz.

- <sup>2</sup> Depending on packaging; see Table 2.
- <sup>3</sup> Loss of Reference Frequency is the reference frequency detected internally, which transitions the PLL into self clocked mode.
- <sup>4</sup> Self clocked mode frequency is the frequency at which the PLL operates when the reference frequency falls below f<sub>LOR</sub> with default MFD/RFD settings.
- <sup>5</sup> This parameter is characterized before qualification rather than 100% tested.
- <sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>7</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- <sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDPLL</sub> and V<sub>SSPLL</sub> and variation in crystal oscillator frequency increase the C<sub>jitter</sub> percentage for a given interval.
- $^{9}$  Based on slow system clock of 40 MHz measured at f<sub>svs</sub> max.

## 2.8 General Purpose I/O Timing

GPIO can be configured for certain pins of the QSPI, DDR Control, timer, UART, and Interrupt interfaces. When in GPIO mode, the timing specification for these pins is given in Table 28 and Figure 5.

The GPIO timing is met under the following load test conditions:

- 50 pF / 50  $\Omega$  for high drive
- $25 \text{ pF} / 25 \Omega$  for low drive

### Table 28. GPIO Timing

NUM	Characteristic	Symbol	Min	Max	Unit
G1	CLKOUT High to GPIO Output Valid	t <sub>CHPOV</sub>	—	10	ns
G2	CLKOUT High to GPIO Output Invalid	t <sub>CHPOI</sub>	1.5	—	ns
G3	GPIO Input Valid to CLKOUT High	t <sub>PVCH</sub>	9	—	ns
G4	CLKOUT High to GPIO Input Invalid	t <sub>CHPI</sub>	1.5	—	ns





# 2.10 I<sup>2</sup>C Input/Output Timing Specifications

Table 30 lists specifications for the  $I^2C$  input timing parameters shown in Figure 7.

Table 30. I <sup>2</sup> C I	nput Timing	Specifications between	12C_S(	CL and I2C_	SDA
------------------------------	-------------	------------------------	--------	-------------	-----

Num	Characteristic	Min	Max	Units
11	Start condition hold time	$2 \times t_{CYC}$	—	ns
12	Clock low period	$8 \times t_{CYC}$	—	ns
13	SCL/SDA rise time ( $V_{IL} = 0.5 \text{ V}$ to $V_{IH} = 2.4 \text{ V}$ )	—	1	ms
14	Data hold time	0	—	ns
15	SCL/SDA fall time ( $V_{IH} = 2.4 \text{ V}$ to $V_{IL} = 0.5 \text{ V}$ )	—	1	ms
16	Clock high time	$4 \times t_{CYC}$	—	ns
17	Data setup time	0	—	ns
18	Start condition setup time (for repeated start condition only)	$2 \times t_{CYC}$	—	ns
19	Stop condition setup time	$2 \times t_{CYC}$	_	ns

Table 31 lists specifications for the  $I^2C$  output timing parameters shown in Figure 7.

Table 31. I<sup>2</sup>C Output Timing Specifications between I2C\_SCL and I2C\_SDA

Num	Characteristic	Min	Max	Units
11 <sup>1</sup>	Start condition hold time	$6  imes t_{CYC}$	_	ns
12 <sup>1</sup>	Clock low period	$10  imes t_{CYC}$	_	ns
13 <sup>2</sup>	I2C_SCL/I2C_SDA rise time $(V_{IL} = 0.5 \text{ V to } V_{IH} = 2.4 \text{ V})$	—	_	μs
14 <sup>1</sup>	Data hold time	$7  imes t_{CYC}$	_	ns
15 <sup>3</sup>	I2C_SCL/I2C_SDA fall time $(V_{IH} = 2.4 \text{ V to } V_{IL} = 0.5 \text{ V})$	—	3	ns
16 <sup>1</sup>	Clock high time	$10  imes t_{CYC}$	_	ns
17 <sup>1</sup>	Data setup time	$2 \times t_{CYC}$	_	ns
18 <sup>1</sup>	Start condition setup time (for repeated start condition only)	$20 \times t_{CYC}$		ns
19 <sup>1</sup>	Stop condition setup time	$10  imes t_{CYC}$	—	ns

<sup>1</sup> Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 31. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 31 are minimum values.

<sup>2</sup> Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time SCL or SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

<sup>3</sup> Specified at a nominal 50-pF load.



Table 32. AD	C Parameters	<sup>1</sup> (continued)
--------------	--------------	--------------------------

Name	Characteristic	Min	Typical	Мах	Unit
THD	Total harmonic distortion	—	-75	—	dB
SFDR	Spurious free dynamic range	—	67 to 70.3	—	dB
SINAD	Signal-to-noise plus distortion	—	61 to 63.9	—	dB
ENOB	Effective number of bits	9.1	10.6	—	Bits

<sup>1</sup> All measurements are preliminary pending full characterization, and made at  $V_{DD} = 3.3V$ ,  $V_{REFH} = 3.3V$ , and  $V_{REFL} =$  ground

 $^2~$  INL measured from V\_{IN} = V\_{REFL} to V\_{IN} = V\_{REFH}

<sup>3</sup> LSB = Least Significant Bit

 $^4~$  INL measured from V\_{IN} = 0.1V\_{REFH} to V\_{IN} = 0.9V\_{REFH}

 $^5\,$  Includes power-up of ADC and  $V_{REF}\,$ 

<sup>6</sup> ADC clock cycles

<sup>7</sup> Current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC

## 2.12 Equivalent Circuit for ADC Inputs

Figure 10-17 shows the ADC input circuit during sample and hold. S1 and S2 are always open/closed at the same time that S3 is closed/open. When S1/S2 are closed & S3 is open, one input of the sample and hold circuit moves to  $(V_{REFH}-V_{REFL})/2$ , while the other charges to the analog input voltage. When the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended analog input is switched to a differential voltage centered about  $(V_{REFH}-V_{REFL})/2$ . The switches switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). There are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into the S/H output voltage, as S1 provides isolation during the charge-sharing phase. One aspect of this circuit is that there is an on-going input current, which is a function of the analog input voltage,  $V_{REF}$  and the ADC clock frequency.



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04pF
- 3. Equivalent resistance for the channel select mux;  $100 \Omega s$
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4pF
- 5. Equivalent input impedance, when the input is selected = 1

 $\frac{1}{(ADC Clock Rate) \times (1.4 \times 10^{-12})}$ 

### Figure 8. Equivalent Circuit for A/D Loading







# 3 Mechanical Outline Drawings

This section describes the physical properties of the MCF5213 and its derivatives.

# 3.1 64-pin LQFP Package



© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICAL OUTLINE		PRINT VERSION N	DT TO SCALE
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE		DOCUMENT NO	): 98ASS23234₩	REV: D
		CASE NUMBER: 840F-02 06 APR 2005		
		STANDARD: JE	EDEC MS-026 BCD	



### **Mechanical Outline Drawings**





VIEW AA

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	Mechanica	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE		DOCUMENT NO	): 98ASS23234₩	REV: D
		CASE NUMBER	R: 840F-02	06 APR 2005
		STANDARD: JE	DEC MS-026 BCD	

NP

**Mechanical Outline Drawings** 

# 3.2 64 QFN Package





\_\_\_\_\_

### **Mechanical Outline Drawings**

		DOCUMENT NO: 98ASA10690D				
	REVISION	REVISION HISTORY		: 1740		
© FREESCALE SEMICIONUOCION, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLE DECEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSI ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN F	NS ED.			0		
LTR ORIGINATOR	REVISIONS			DRAFTER	DATE	
O ERIC TRIPLETT RELEASED	FOR PRODUCTION	R PRODUCTION		TAYLOR LIU	27JUL2005	
			CASE NUMPER 1740 01			
FLAT NON-LEADED PA	CKAGE (QFN)	CASE NUMBER: 1740-01				
64 TERMINAL, 0.5 PITCH (9 X 9 X	H (9 X 9 X 1)	PACKAGE CODE	6200	SHFFT	4 OF 4	





NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- /3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.



DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.		LOUTLINE	NE PRINT VERSION NOT TO SCALE		
TITLE: PBGA, LOW PROFILE,		DOCUMENT NO	): 98ASA10670D	REV: O	
81 I/O, 10 X 10 PKG, 1 MM PITCH (MAP)		CASE NUMBER	: 1662–01	04 FEB 2005	
		STANDARD: NO	N-JEDEC		



#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF5213EC Rev. 3 05/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007. All rights reserved.

