

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D. A. II.	
Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	43
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21344cdfp-u0

1.2 Product List

Table 1.3 lists Product List for R8C/34C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/34C Group.

Table 1.3 Product List for R8C/34C Group

Current of Aug 2010

Part No.	ROM C	apacity	RAM	Package Type	Remarks	
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks	
R5F21344CNFP	16 Kbytes	1 Kbyte x 4	1.5 Kbytes	PLQP0048KB-A	N version	
R5F21345CNFP	24 Kbytes	1 Kbyte x 4	2 Kbytes	PLQP0048KB-A		
R5F21346CNFP	32 Kbytes	1 Kbyte x 4	2.5 Kbytes	PLQP0048KB-A		
R5F21344CDFP	16 Kbytes	1 Kbyte x 4	1.5 Kbytes	PLQP0048KB-A	D version	
R5F21345CDFP	24 Kbytes	1 Kbyte x 4	2 Kbytes	PLQP0048KB-A		
R5F21346CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A		




Figure 1.1 Part Number, Memory Size, and Package of R8C/34C Group

Table 1.4 Pin Name Information by Pin Number (1)

			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B
1		P6_0		(TREO)				
2		P3_0		(TRAO)				
3		P4_2						VREF
4	MODE							
5	(XCIN)	P4_3						
6	(XCOUT)	P4_4						
7	RESET							
8	XOUT	P4_7						
9	VSS/AVSS							
10	XIN	P4_6						
11	VCC/AVCC							
12		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
13		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
14		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
15		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
16		P2_7		(TRDIOD1)	,			
17		P2_6		(TRDIOC1)				
18		P2_5		(TRDIOB1)				
19		P2_4		(TRDIOA1)				
20		P2_3		(TRDIOD0)				
21		P2_2		(TRCIOD/ TRDIOB0)				
22		P2_1		(TRCIOC/ TRDIOC0)				
23		P2_0	(INT1)	(TRCIOB/ TRDIOA0/ TRDCLK)				
24		P3_1		(TRBO)				
25		P6_7	(INT3)	(TRCIOD)				
26		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
27		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)			
28		P4_5	ĪNT0		(RXD2/SCL2)			ADTRG
29		P1_7	ĪNT1	(TRAIO)				IVCMP1
30		P1_6			(CLK0)			IVREF1
31		P1_5	(INT1)	(TRAIO)	(RXD0)			
32		P1_4	. ,	(TRCCLK)	(TXD0)			
33		P1_3	KI3	TRBO/ (TRCIOC)				AN11
34		P1_2	KI2	(TRCIOB)				AN10
35		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9

Note:

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	-	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO to INT4	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
			
1	SSCK	I/O	Clock I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.7 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

SFR Information (1) (1) Table 4.1

Address	Register	Symbol	After Reset
0000h	l register	Cyllibol	7 IIICI TICSCI
0000h			
0001h			
0002H			_
0003H	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			+
0012h			1
0013h			+
0014H	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0015h	riigir-opeed Oir-Oilip Osoliiatoi Colitioi Register /	I IVAI	witten snipping
0016h 0017h			+
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h		7	1
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0028h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
0029H 002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When shipping
002An	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Bn	Tright-opeed On-Only Oscillator Control Register 6	I NAU	vviien snipping
			1
002Dh			
002Eh	Liliah Orasad Or Ohia Oraillatas Cantral D. 1110	EDAG	NA/le and a le induit
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b (5)
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h		1	
0037h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b ⁽⁴⁾
000011	1. Stage memor of orionic orinior regional	7.1.00	
00001		100440	1100X011b ⁽⁵⁾
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined Notes: 1. The 2. The

- The blank areas are reserved and cannot be accessed by users.

 The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0.
- The LVDAS bit in the OFS register is set to 1.
- 5. The LVDAS bit in the OFS register is set to 0.



SFR Information (10) ⁽¹⁾ **Table 4.10**

	_		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h	_		XXh
2C75h	-		XXh
2C76h	_		XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh	_		XXh
2C7Eh	_		XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h	1		XXh
2C85h	+		XXh
2C86h	-		XXh
	_		
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh	_		XXh
2C8Eh	-		XXh
2C8Fh			XXh
	DTO 0 + 1D + 40	DTOD40	
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h	=		XXh
2C97h	_		XXh
	DTC Control Data 44	DTOD44	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh	†		XXh
2C9Fh	+		XXh
	DTC Control Data 12	DTCD42	
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	4		XXh
2CA2h	<u>_</u>		XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h	1		XXh
2CA7h	┪		XXh
	DTC Control Data 13	DTCD13	1
2CA8h	DTC Control Data 13	מוטוט	XXh
2CA9h	4		XXh
2CAAh	<u>_</u>		XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh	1		XXh
	+		XXh
2CAFh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.2 **Recommended Operating Conditions**

Symbol	Parameter			Conditions	Standard			Unit	
_		i didilletei		Conditions	Min.	Тур.	Max.		
						1.8		5.5	V
Vss/AVss	Supply voltage					-	0	_	V
VIH	Input "H" voltage	Other th	an CMOS ir			0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.55 Vcc	-	Vcc	V
			function (I/O port)		$1.8~\textrm{V} \leq \textrm{Vcc} < 2.7~\textrm{V}$	0.65 Vcc	-	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	-	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l clock input	(XOUT)		1.2	-	Vcc	V
VIL	Input "L" voltage	Other th	an CMOS ir	nput		0	-	0.2 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V
		(I/O port)	(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	_	0.4	V
IOH(sum)	Peak sum output "H			pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output '			pins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output "H" cur		Drive capa			_	_	-10	mA
TOT (pount)	. can carpar can		Drive capa			_	_	-40	mA
IOH(avg)	Average output "H"	current	Drive capa			_	_	_5	mA
10.1(4.9)	, wordgo odipat		Drive capa			_	_	-20	mA
IOL(sum)	Peak sum output "L	" current		pins IOL(peak)		_	_	160	mA
IOL(sum)	Average sum output '			pins IOL(avg)		_	_	80	mA
IOL(peak)	Peak output "L" curi		Drive capa			_	_	10	mA
· · · = (- · · · · · ·)			Drive capa			_	_	40	mA
IOL(avg)	Average output "L"	current	Drive capa			_	_	5	mA
1 = (9)	go ourpus =		Drive capa			_	_	20	mA
f(XIN)	XIN clock input osci	llation fred		- 7	2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
.(/ •/	t c.cc.t input oooi		1-00		1.8 V ≤ Vcc < 2.7 V		_	5	MHz
f(XCIN)	XCIN clock input os	cillation fr	eauencv		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
fOCO40M	When used as the o		<u> </u>	RC or timer RD (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	MHz
fOCO-F	fOCO-F frequency	Carit Soul	oo ioi tiiiiGi	TO OF BILLOT RD C7	2.7 V ≤ Vcc ≤ 5.5 V	-		20	MHz
1000-1	1000-1 Hequelicy				$1.8 \text{ V} \le \text{VCC} \le 3.3 \text{ V}$	_		5	MHz
_	System clock freque	ancv			2.7 V ≤ VCC ≤ 2.7 V	_		20	MHz
	System Glock neque	люу			$1.8 \text{ V} \le \text{VCC} \le 3.3 \text{ V}$	_		5	MHz
f(PCLIA)	CPU clock frequenc	N/			$1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$ $2.7 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	_		20	MHz
f(BCLK)	OF O GOOK HEQUENC	у			1.8 V ≤ VCC ≤ 5.5 V	_		5	
					1.0 V ≥ VCC < 2.7 V	_	_	ວ	MHz

Notes:

- 1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.
 fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.




Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit

5. Electrical Characteristics R8C/34C Group

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Danasatas	On a different		1.12		
	Parameter	Conditions	Min.	Тур. Мах.		Unit Unit
-	Program/erase endurance (2)		1,000 (3)	_	_	times
=	Byte program time		-	80	500	μS
=	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	=	_	μS
=	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		=	-	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	_	60	°C
=	Data hold time (7)	Ambient temperature = 55°C	20	-	=	year

- Notes: 1. Vcc = 2.7 to 5.5 V and $T_{opr} = 0$ to $60^{\circ}C$, unless otherwise specified.
 - Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
 - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
 - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
 - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 F	lash Memory (Data f	ash Block A to Block D)	Electrical Characteristics
-------------	---------------------	-------------------------	----------------------------

Cumbal	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min. Typ. Max.		Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS
-	Byte program time (program/erase endurance > 1,000 times)			300	1,500	μS
-	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
-	Block erase time (program/erase endurance > 1,000 times)			0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	=	5+CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	ı	=	μS
_	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		-	=	30+CPU clock × 1 cycle	μS
=	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	_	5.5	V
=	Program, erase temperature		-20 (7)	-	85	°C
-	Data hold time (8)	Ambient temperature = 55 °C	20	_	-	year

Notes

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offit
_	High-speed on-chip oscillator frequency after reset	$Vcc = 1.8V \text{ to } 5.5 \text{ V} \\ -20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	38.4	40	41.6	MHz
		Vcc = 1.8V to 5.5 V $-40^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8V to 5.5 V -20°C ≤ Topr ≤ 85°C	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8V to 5.5 V -40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	$VCC = 1.8V \text{ to } 5.5 \text{ V}$ $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	30.72	32	33.28	MHz
		Vcc = 1.8V to 5.5 V -40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

Notes:

- 1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	30	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

Table 5.16 Timing Requirements of I²C bus Interface (1)

Symbol	Parameter	Condition	St	Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Onit
tscl	SCL input cycle time		12tcyc + 600 (2)	=	-	ns
tsclh	SCL input "H" width		3tcyc + 300 (2)	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 (2)	=	=	ns
tsf	SCL, SDA input fall time		-	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	=	=	ns
tstah	Start condition input hold time		3tcyc (2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	=	=	ns
tstop	Stop condition input setup time		3tcyc (2)	=	=	ns
tsdas	Data input setup time		1tcyc + 40 (2)	=	-	ns
tsdah	Data input hold time		10	-	-	ns

Notes:

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.23 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Symbol	Parar	motor	Conditi	00	S	andard		Unit
Syllibol	Falai	Helei	Conditi	OH	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	IOH = -5 mA	Vcc - 0.5	1	Vcc	V
			Drive capacity Low	IOH = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		$IOH = -200 \mu A$	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	_	-	0.5	V
			Drive capacity Low	IoL = 1 mA	_	-	0.5	V
		XOUT		IoL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRDIOAO, TRDIOCO, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	_	V
Іін	Input "H" current	!	VI = 3 V, Vcc = 3.0 V	/	=	_	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 3.0 V	/	-	-	-4.0	μ A
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V		42	84	168	kΩ
RfXIN	Feedback resistance	XIN			=	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			=	8	-	ΜΩ
VRAM	RAM hold voltage	ı	During stop mode		1.8	1	_	V

Note:

^{1.} $2.7 \text{ V} \leq \text{Vcc} < 4.2 \text{ V}$ at $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) $/ -40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Timing Requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Symbol	raidilletei	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	-	ns	
twl(xout)	XOUT input "L" width	24	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.12 External Clock Input Timing Diagram when VCC = 3 V

Table 5.26 TRAIO Input

Symbol	Parameter		Standard		
Symbol	raidilletei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.29 Electrical Characteristics (5) [1.8 V \leq Vcc < 2.7 V]

Symbol	Por	ameter	Condition	20	S	tandard		Unit
Symbol	Fai	ametei	Condition	ווכ	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT		IOH = -200 μA	1.0	=	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	=	=	0.5	V
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V
		XOUT		IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIODO, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.20	_	V
Іін	Input "H" current		VI = 2.2 V, Vcc = 2.2	. V	-	-	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 2.2 V	/	=	=	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 V	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			-	8	=	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	1	_	V

Note:

^{1.} $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$, $T_{\text{opr}} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 5 MHz, unless otherwise specified.

Timing Requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.31 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Symbol	Faranietei	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	200	-	ns	
twh(xout)	XOUT input "H" width	90	-	ns	
tWL(XOUT)	XOUT input "L" width	90	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
tWL(XCIN)	XCIN input "L" width	7	-	μS	




Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.32 TRAIO Input

Symbol	Parameter		Standard		
Symbol	raidilletei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	-	ns	
twh(traio)	TRAIO input "H" width	200	=	ns	
tWL(TRAIO)	TRAIO input "L" width	200	-	ns	





Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

R8C/34C Group Package Dimensions

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of registers.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141

© 2010 Renesas Electronics Corporation. All rights reserved.