

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	43
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21346cdfp-30

R8C/34C Group 1. Overview

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

R8C/34C Group 1. Overview

1.4 Pin Assignment

Figure 1.3 shows the Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

SFR Information (3) (1) Table 4.3

Address	Pogietor	Symbol	After Reset
0080h	Register DTC Activation Control Register	DTCTL	00h
0081h	DTC Activation Control Register	DICIL	0011
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
	DTC Activation Enable Register 6	DICENO	OOH
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
0099h			
009An			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	1		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A0H	OAKTO Receive Bullet Register	OOKB	XXh
	HARTOT WE ALL DOOR	110145	
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	⁻		XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h	Oract 2 Digital times it another delect register	0.0.0	
00B1h			
00B2H			+
			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
	UART2 Special Mode Register 5	U2SMR5	00h
00BBh			1
		U2SMR4	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BCh 00BDh	UART2 Special Mode Register 4 UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BCh	UART2 Special Mode Register 4		

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

A -l -l	Donistes.	Or mark at	A#+ D+
Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	1		000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	Trogister 2	7.02	000000XXb
	I A/D D · · · · ·	100	
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	1		000000XXb
00CCh	A/D Register 6	AD6	XXh
	A/D (Negister 0	ADO	
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			
00D1h			
00D2h			+
00D2H			+
	A/D Mada Davistan	1000	l ook
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00D9H 00DAh	Ditti ttoglotoi	DAT	3011
			-
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	PO	XXh
00E1h	Port P1 Register	P1	XXh
	Port P1 Register		
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h		P4	XXh
	Port P4 Register	P4	AAn
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			1
00EEh	Port P6 Direction Register	PD6	00h
00EFh	1 of 1 o Direction Register	1 50	3011
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			1
00F5h		<u> </u>	
00F6h			+
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			1
00FDh			
00FEh			
00FFh			
V. I Indofinad		•	

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

A ddroop	Dominton	Cumb of	After Decet
Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0 TRDIORA0	00h
0141h	Timer RD I/O Control Register A0		10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Timor RD Goneral Register 711	111201011	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	Timer No Ochera Negister Di	TREGRET	FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh	Timer ND General Negister G1	TREGRET	FFh
	Timer RD General Register D1	TRDGRD1	
015Eh	Timer RD General Register D1	TRUGRUT	FFh
015Fh	LIADTA Tourseit/Dessitus Meda Desistas	LIAMD	FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h		14400	XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			1
0175h			1
0176h			
0177h			<u> </u>
0178h			
0179h			+
0179h			
			+
017Bh			+
017Ch			
017Dh			
017Eh			
017Fh			
/. I lodofiood			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	1	1 111011	
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0195h		SSRDR / ICDRR	FFh
	SS Receive Data Register L / IIC bus Receive Data Register (2)		
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh	The mode register 27 diano ria areas register vi		
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ABh			
01ADh			
01ADh 01AEh			
01AFh 01B0h			
01B0fi			
01B1h	Flash Memory Status Register	FST	10000X00b
01B2h	i iasii ivieiiiUly Siatus Registei	F31	ΙΟΟΟΛΟΟΟ
01B3h 01B4h	Flash Memory Control Register 0	FMR0	00h
01B4h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B6h	i iasii wemury Curitiui Registel 2	FIVIR2	OUII
01B7h 01B8h			+
			+
01B9h 01BAh			
01BBh			
01BCh			
01BDh 01BEh			
. UTK⊢n			1
01BFh			

X: Undefined

Notes: 1. 2.

- The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (10) ⁽¹⁾ **Table 4.10**

	. ,		1 16 5
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h	-		XXh
2C77h	4		XXh
	DTO Control Data 7	DT0D7	
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
	DIC Control Data o	БТСВ	
2C81h	-		XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	210 00111101 20101 0	2.020	XXh
2C8Ah	-		XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h	1		XXh
2C93h			XXh
2C94h	-		XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch	1		XXh
2C9Dh	1		XXh
	-		
2C9Eh	-		XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h	1		XXh
2CA5h	1		XXh
2CA6h	1		XXh
2CA7h	1		XXh
	DTC Control Data 42	DT0040	
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh	1		XXh
2CAEh	1		XXh
2CAFh	1		XXh
ZUALII			AAH

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.2 Recommended Operating Conditions

Cumbal	Parameter		Conditions		Standard		Unit		
Symbol	Parameter			Conditions	Min.	Тур.	Max.	Unit	
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
VIH	Input "H" voltage	Other th	nan CMOS ii	nput		0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	-	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	-	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	-	Vcc	V
		Externa	l clock input	(XOUT)		1.2	-	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ii	nput		0	-	0.2 Vcc	V
		CMOS	Inputlevel	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V
	(I/O port) Inpu	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.4 Vcc	V		
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V
				Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.55 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	-	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	-	0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output "H	" current	Sum of all	pins IOH(peak)		=	=	-160	mA
IOH(sum)	Average sum output "	'H" current	Sum of all	pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H" cur	rent	Drive capa	city Low		-	-	-10	mA
			Drive capa	city High		-	-	-40	mA
IOH(avg)	Average output "H"	current	Drive capa	city Low		-	-	-5	mA
			Drive capa	city High		-	-	-20	mA
IOL(sum)	Peak sum output "L'	" current	Sum of all	pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output "	L" current	Sum of all	pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L" curr	ent	Drive capa	city Low		-	-	10	mA
			Drive capa	city High		-	1	40	mA
IOL(avg)	Average output "L"	current	Drive capa	city Low		_	_	5	mΑ
			Drive capa	city High		_	_	20	mΑ
f(XIN)	XIN clock input osci	llation fred	quency		2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	-	-	5	MHz
f(XCIN)	XCIN clock input os	cillation fr	equency		1.8 V ≤ Vcc ≤ 5.5 V	-	32.768	50	kHz
fOCO40M	When used as the c	ount sour	ce for timer	RC or timer RD (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	=	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	-	=	20	MHz
					1.8 V ≤ Vcc < 2.7 V	-	=	5	MHz
_	System clock freque	ency			2.7 V ≤ Vcc ≤ 5.5 V	_	=	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	=	5	MHz
f(BCLK)	CPU clock frequence	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	-	5	MHz

- 1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Condition		Unit		
	Faranietei	Condition	Min.	Тур.	Max.	Offic
_	Resolution		=	_	8	Bit
_	Absolute accuracy		-	-	2.5	LSB
tsu	Setup time		-	-	3	μS
Ro	Output resistor		-	6	-	kΩ
lVref	Reference power input current	(Note 2)	-	_	1.5	mΑ

Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and $Topr = -20 \text{ to } 85^{\circ}C$ (N version) $/ -40 \text{ to } 85^{\circ}C$ (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
			Min.	Тур.	Max.	Offit
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	=	Vcc + 0.3	V
_	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	_	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	=	17.5	Ш	μΑ

- 1. VCC = 2.7 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		I India		
	Parameter	Conditions	Min.	n. Typ. Max.		Unit
_	Program/erase endurance (2)		1,000 (3)	-	_	times
_	Byte program time		-	80	500	μS
_	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5+CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	=	-	μS
_	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
=	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time (7)	Ambient temperature = 55°C	20	-	=	year

- Notes:
 1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Cymbol	Parameter	Conditions		Unit			
Symbol	Parameter	Conditions	Min. Typ. Max.		Max.	Unit	
-	Program/erase endurance (2)		10,000 (3)	-	-	times	
=	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	1,500	μS	
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μS	
-	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S	
=	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		_	ı	5+CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0	-	_	μS	
=	Time from suspend until erase restart		=		30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		=		30+CPU clock × 1 cycle	μS	
-	Program, erase voltage		2.7	_	5.5	V	
-	Read voltage		1.8	_	5.5	V	
=	Program, erase temperature		-20 (7)	-	85	°C	
-	Data hold time (8)	Ambient temperature = 55 °C	20	-	-	year	

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. –40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Onit
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8V to 5.5 V -20°C ≤Topr ≤ 85°C	38.4	40	41.6	MHz
		$Vcc = 1.8V \text{ to } 5.5 \text{ V} \\ -40^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8V to 5.5 V -20°C ≤ Topr ≤ 85°C	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8V to 5.5 V -40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8V to 5.5 V -20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz
	the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8V to 5.5 V -40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	0.5	3	ms
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	400	=	μА

Notes:

- 1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter Condition Stand		Standard		Unit	
Symbol	Farameter	Condition	Min.	Тур.	Max.	Uniii
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	2	-	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Svmbol	Parameter	Condition	;	Unit		
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during		-	_	2,000	μS
	power-on (2)					

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of I²C bus Interface (1)

Cumbal	Parameter	Condition	Sta	l lait		
Symbol		Condition	Min.	Тур.	Max.	Unit
tscl	SCL input cycle time		12tcyc + 600 (2)	=	=	ns
tsclh	SCL input "H" width		3tcyc + 300 (2)	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 (2)	=	-	ns
t sf	SCL, SDA input fall time		=	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	=	-	ns
tstah	Start condition input hold time		3tcyc (2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	=	-	ns
tstop	Stop condition input setup time		3tcyc (2)	=	-	ns
tsdas	Data input setup time		1tcyc + 40 (2)	=	-	ns
tsdah	Data input hold time		10	-	_	ns

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.24 Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Parameter	Condition			Standard		Unit
			Min.	Тур.	Max.	
(Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_			mA
other pins are Vss		High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_			mA
	on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
	mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	-	mA
	XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	4.0	=	mA	
		XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
		XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	390	μА
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	400	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μА
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off	=	4	80	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed	_	3.5	-	μА
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	2.0	5.0	μА
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	=	5.0	-	μА
	Single-chip mode, output pins are open,	(Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss High-speed on-chip oscillator mode Low-speed on-chip oscillator mode Low-speed clock mode Wait mode	(Voc. = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss High-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator on = 125 kHz Divide-by-8 High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator of fOCO-F = 10 MHz Low-speed on-chip oscillat	Flower supply current, High-speed Clock mode Cloc	Power supply current (Vice = 2,7 to 3.3 t) Single-chip mode, output pins are open, other pins are Vss High-speed on-chip oscillator of Low-speed on-chip oscillator of Low-speed on-chip oscillator of No division XIN = 10 MHz (Square wave)	Flower supply current Vicc = 2.7 to 3.3 to Single-chip mode, output pins are open, other pins are Vss High-speed on-chip oscillator on = 125 kHz Vox. V

Timing Requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Cymphol	Parameter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	-	ns	
twl(xout)	XOUT input "L" width	24	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width 7 –				




Figure 5.12 External Clock Input Timing Diagram when VCC = 3 V

Table 5.26 TRAIO Input

Symbol	Parameter Standard Min. Max.		Unit	
Symbol			Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	=	ns
twh(traio)	TRAIO input "H" width	120	=	ns
tWL(TRAIO)	TRAIO input "L" width 120 –			




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.27 Serial Interfa	ace	Interf	erial	S	27	5.	ble	T
---------------------------	-----	--------	-------	---	----	----	-----	---

Symbol	Parameter		Standard		
Symbol	Farameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300	=	ns	
tW(CKH)	CLKi input "H" width	150	=	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time 90 -				

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol	Falametei	Min.	Max.	Unit	
tW(INH)	ĪNTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tW(INL)	INTi input "L" width, Kli input "L" width 380 (2) –				

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

R8C/34C Group Package Dimensions

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY	R8C/34C Group Datasheet
------------------	-------------------------

Rev.	Date	Description			
Nev.	Date	Page	Summary		
0.10	Aug. 07, 2009	_	First Edition issued		
1.00	Aug. 24, 2010	All	"Preliminary" and "Under development" deleted		
		4	Table1.3 revised		
		27 to 53	"5. Electrical Characteristics" added		

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.