

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D-4-!l-	
Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	43
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21346cnfp-50

R8C/34C Group 1. Overview

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34C Group.

Table 1.1 Specifications for R8C/34C Group (1)

Table 1.1	•	r R8C/34C Group (1)
Item	Function	Specification
CPU	Central processing	R8C CPU core
1	unit	Number of fundamental instructions: 89 Minimum instruction execution times.
		• Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		 Multiplier: 16 bits x 16 bits → 32 bits Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		 Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/34C Group.
	flash	·
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage)
Detection	5 11 1/0	detection 1 selectable)
I/O Ports	Programmable I/O	• Input-only: 1 pin
	ports	CMOS I/O ports: 43, selectable pull-up resistor High surrent drive ports: 43
Clock	Clock goneration	High current drive ports: 43 4 circuits: XIN clock oscillation circuit,
CIOCK	Clock generation circuits	* 4 CIRCUITS: XIN Clock oscillation circuit, XCIN clock oscillation circuit (32 kHz),
	Circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69
		• External Interrupt: 9 (INT × 5, Key input × 4)
		Priority levels: 7 levels
Watchdog Tim	er	• 14 bits x 1 (with prescaler)
		Reset start selectable
DTO (D + T	(0 ()	Low-speed on-chip oscillator for watchdog timer selectable
DIC (Data Tra	insfer Controller)	• 1 channel
		Activation sources: 33 Transfer mades: 2 (normal made, report made)
Timer	Timer RA	Transfer modes: 2 (normal mode, repeat mode) B bits x 1 (with 8-bit prescaler)
1111161	THIEF INA	Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
	Time or DC	shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode

R8C/34C Group 1. Overview

1.4 Pin Assignment

Figure 1.3 shows the Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h	Ĭ		
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	_		
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	LUADTO T		XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	LIADTO Dividal Filtra Franchisco Callant D	LIBVA	XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h 00B7h			
00B7h 00B8h			
00B8h			
00BAh	LIART2 Special Mode Register 5	LICEMDE	006
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh 00BEh	UART2 Special Mode Register 3 UART2 Special Mode Register 2	U2SMR3 U2SMR2	000X0X0Xb X0000000b
	UART2 Special Mode Register 2 UART2 Special Mode Register	U2SMR2 U2SMR	X0000000b
00BFh	UANTZ Opecial Widde Register	UZONK	VOOOOOD

SFR Information (6) (1) Table 4.6

Time R D Control Register 0 Time R D Time R	A d draga	Dominton	Cumple of	After Deset
014th Timer RD U Control Register A	Address	Register	Symbol	After Reset
01429				
OH Timer RD Status Register 0 TRDSR0 11100000b 11101000b 11101000b 11101000b 1110100b 111010				
1014h			l l	
0145h				
0.14th				
00h				
0148h		Timer RD Counter 0	TRD0	
0148h				
0.14Ah		Timer RD General Register A0	TRDGRA0	
014Eh				
014Ch		Timer RD General Register B0	TRDGRB0	
014Bh				
0.14Eh 013Fh 013Fh 0150h 0152h 0152h 0152h 0152h 0152h 0153h		Timer RD General Register C0	TRDGRC0	
014Fh				
O150h Timer RD Control Register 1 TRDCR1 00h	014Eh	Timer RD General Register D0	TRDGRD0	FFh
0151h Timer RD I/O Control Register A TRDIORA1 10001000b 10152h Timer RD I/O Control Register C1 TRDIORC1 10001000b 10153h Timer RD I/O Control Register 1 TRDIORC1 1000000cb 10154h Timer RD I/O Status Register 1 TRDIORC1 11100000b 10155h Timer RD Interrupt Enable Register 1 TRDIORC1 11110000b 10155h Timer RD FWM Mode Output Level Control Register 1 TRDIORC1 11110000b 10157h 10157h 10157h 10158h Timer RD General Register A1 TRDIGRA1 FFh FFh 10158h FFh FFh 10158h FFh FFh 10158h FFh FFh 10158h FFh FFh FFh 10158h FFh FFh FFh FFh 10158h FFh FFh FFh FFh 10158h FFh	014Fh			FFh
1152h Timer RD I/O Control Register C1	0150h	Timer RD Control Register 1	TRDCR1	00h
0153h Timer RD Status Register 1 TRDSR1 11000000b 0154h Timer RD Interrupt Enable Register 1 TRDIERT 11100000b 0155h Timer RD PWM Mode Output Level Control Register 1 TRDPOCR1 11111000b 0156h Timer RD Counter 1 00h 00h 0158h Timer RD General Register A1 TRDGRA1 FFh 0158h Timer RD General Register B1 TRDGRB1 FFh 0158h Timer RD General Register B1 TRDGRB1 FFh 0158h Timer RD General Register B1 TRDGRC1 FFh 0159h Timer RD General Register C1 TRDGRC1 FFh 015Dh Timer RD General Register D1 TRDGRC1 FFh 015Ph Timer RD General Register D1 TRDGRC1 FFh 015Ph UART1 Transmit/Receive Mode Register U1MR 00h 0162h UART1 Transmit Buffer Register U1BRG XXh 0162h UART1 Transmit Buffer Register U1C0 00000100b 0165h UART1 Transmit Buffer Register U1C0 00000100b <td>0151h</td> <td>Timer RD I/O Control Register A1</td> <td>TRDIORA1</td> <td>10001000b</td>	0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
Offseh	0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
Offseh			l l	
OffSh				
OffSh				
0058h		, ,	l l	
O158h				
O159h		Timer RD General Register A1	TRDGR41	
O15Ah		Time No General Register At	TREGRAT	
STEPH		Timor PD Conoral Pogistor R1	TDDCDB1	
O15Ch		Tillier KD Gerieral Register BT	IKDGKBI	
O15Dh		Times DD O De sister Of	TDD0004	
O15Eh		Timer RD General Register C1	TRUGROT	
O15Fh				
0160h		Timer RD General Register D1	TRDGRD1	
Olifith				
O162h				
0163h			l l	
0164h UART1 Transmit/Receive Control Register 0 U1C0 00001000b 0165h UART1 Transmit/Receive Control Register 1 U1C1 00000010b 0166h UART1 Receive Buffer Register U1RB XXh 0168h VXh XXh XXh 0169h VXh XXh XXh 0169h VXh XXh XXh 016Bh VXh XXh XXh 016Ch VXh XXh XXh 016Ch VXh XXh XXh 016Dh VXh XXh XXh 016Dh XXh XXh XXh XXh 017Dh XXH XXH XXH XXH 017Ah XXX XXX XXX		UART1 Transmit Buffer Register	U1TB	
0165h UART1 Transmit/Receive Control Register 1 U1C1 00000010b 0166h UART1 Receive Buffer Register U1RB XXh 0167h XXh XXh 0168h Image: Control Register in the control Register in	0163h			XXh
0166h UART1 Receive Buffer Register U1RB XXh 0168h 0169h 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0176h 0178h 0178h 0178h 017Ch 017Dh	0164h		U1C0	00001000b
0167h XXh 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Fh 0170h 0171h 0172h 0173h 0175h 0177h 0178h 0179h 017Ch 017Ch 017Dh	0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h 0178h 0179h 0178h 0179h 0178h 0178h 0178h 0178h 0179h 0178h	0166h	UART1 Receive Buffer Register	U1RB	XXh
0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h 0178h 0178h 0178h 0179h 0178h	0167h			XXh
016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0177h 0177h 0177h 0177h 0178h 0177h 0178h 0178h 0179h 017Ah 017Ah 017Ah 017Ah 017Bh 017Ah 017Ah 017Bh 017Ch 017Ch 017Ch 017Dh	0168h			
016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0177h 0177h 0177h 0177h 0178h 0177h 0178h 0178h 0179h 017Ah 017Ah 017Ah 017Ah 017Bh 017Ah 017Ah 017Bh 017Ch 017Ch 017Ch 017Dh	0169h			
016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0177h 0178h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h 0179h 0178h 0179h 0178h 0179h 0178h 0170h				
016Dh 016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh 017Eh 017Eh				
016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Ch 017Dh 017Eh				1
016Fh 0170h 0171h 0172h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				1
0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Bh 017Ch 017Ch 017Dh 017Eh				
0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Bh 017Ch 017Ch 017Dh 017Eh				
0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Bh 017Ch 017Ch 017Dh 017Eh				
0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Bh 017Ch 017Ch 017Dh 017Eh				
0174h 0175h 0176h 0177h 0177h 0178h 0179h 017Ah 017Bh 017Bh 017Ch 017Ch 017Dh 017Eh				
0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Dh				
0176h 0177h 0178h 0179h 017Ah 017Bh 017Bh 017Ch 017Dh 017Dh				
0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
017Ah 017Bh 017Ch 017Dh 017Eh	0178h			
017Bh	0179h			
017Ch	017Ah			
017Dh 017Eh	017Bh			
017Dh 017Eh				
017Eh				
	- · · - · ·	ļ		

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h	Timer Fin Ociou Register	TIMOR	0011
0187h	LIADTO Din Colort Degister	U0SR	00h
	UART0 Pin Select Register UART1 Pin Select Register	U1SR	
0189h			00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0193h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
			FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			+
01A3h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			+
01B0H			_
	Flock Mamony Ctatus Desister	FOT	10000V00k
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h		 	<u> </u>
01B9h 01BAh			
01BAh			
01BAh 01BBh			
01BAh 01BBh 01BCh			
01BAh 01BBh 01BCh 01BDh			
01BAh 01BBh 01BCh			

X: Undefined

Notes: 1. 2.

- The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (8) (1) Table 4.8

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h	7		XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	_ · · · · · · · · · · · · · · · · · · ·		XXh
01C6h	-		0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	0000XXXXB
	Address Match Interrupt Enable Register 1	AIEKT	0011
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D0h			
01D111			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	<u> </u>		
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h	Comparator D Control Region 0	II VI OWII	0011
01F9h	External Input Enable Register C	INITENI	00h
	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
		IZIENI	00h
01FEh	Key Input Enable Register 0	KIEN	oon

SFR Information (9) (1) Table 4.9

Table 4.5	of R information (9)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h 2C03h	DTC Transfer Vector Area		XXh XXh
2C03h 2C04h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
2C04h 2C05h	DTC Transfer Vector Area		
2C05fi 2C06h			XXh XXh
2C06fi 2C07h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
: :	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h	5 10 001	2.323	XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh XXh
2C5Fh	DTC Control Data 4	DTCD4	
2C60h	DTC Control Data 4	DTCD4	XXh XXh
2C61h 2C62h			XXh
2C62h			XXh
2C63h 2C64h			XXh
2C64fi 2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	DIO CONTO DATA S	01003	XXh
2C6Ah 2C6Bh			XXh XXh
2C6Ch			XXh
2C6Ch 2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
∠ ∪0FII			٨٨١١

SFR Information (10) ⁽¹⁾ **Table 4.10**

	_		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h	_		XXh
2C75h	-		XXh
2C76h	_		XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh	_		XXh
2C7Eh	_		XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h	1		XXh
2C85h	+		XXh
2C86h	-		XXh
	_		
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh	_		XXh
2C8Eh	-		XXh
2C8Fh			XXh
	DTO 0 + 1D + 40	DTOD40	
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h	=		XXh
2C97h	_		XXh
	DTC Control Data 44	DTOD44	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh	†		XXh
2C9Fh	+		XXh
	DTC Control Data 12	DTCD42	
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	4		XXh
2CA2h	<u>_</u>		XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h	1		XXh
2CA7h	┪		XXh
	DTC Control Data 13	DTCD13	1
2CA8h	DTC Control Data 13	מוטוט	XXh
2CA9h	4		XXh
2CAAh	<u>_</u>		XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh	1		XXh
	+		XXh
2CAFh			

SFR Information (11) ⁽¹⁾ **Table 4.11**

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
	DIC Control Data 13	DICDIS	
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh	=		XXh
2CBEh	4		XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h	1		XXh
2CC3h	-		XXh
	4		
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h	B TO CONTROL Data 17	D10D17	
			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh	4		XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h	4		XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h		D10010	XXh
	4		
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh	1		XXh
2CDEh	1		XXh
	4		
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h	1		XXh
2CE3h	-		XXh
	4		
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h	1		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
	DIO CONTION DATA ZI	DICDZI	
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh	╡		XXh
2CEDh	-		
	4		XXh
2CEEh	_		XXh
2CEFh			XXh
Villadafiaad		<u> </u>	•

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.




Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
=	Resolution		=	_	8	Bit
_	Absolute accuracy		-	-	2.5	LSB
t su	Setup time		-	-	3	μS
Ro	Output resistor		-	6	-	kΩ
IVref	Reference power input current	(Note 2)	-	_	1.5	mA

Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and $Topr = -20 \text{ to } 85^{\circ}C$ (N version) $/ -40 \text{ to } 85^{\circ}C$ (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offit
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	=	Vcc + 0.3	V
_	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	_	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	-	17.5	Ш	μΑ

Notes:

- 1. VCC = 2.7 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Syllibol		Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	-	6	150	μS
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	=	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		=	=	100	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20 \text{ to } 85^{\circ}C$ (N version) / $-40 \text{ to } 85^{\circ}C$ (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
=	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	-	V
		Vdet1_6 to Vdet1_F selected	_	0.10	=	V
=	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		=	=	100	μS

Notes

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{Opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1} .
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Cymphol	Parameter		Conditions		11.2		
Symbol			Conditions		Тур.	Max.	Unit
tsucyc	SSCK clock cycle time			4	1	-	tcyc (2)
tHI	SSCK clock "H" width			0.4	-	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		=	1	1	tcyc (2)
	time	Slave		-	1	1	μS
tFALL	SSCK clock falling time	Master		=	_	1	tcyc (2)
		Slave		-	_	1	μS
tsu	SSO, SSI data input setup time			100	1	-	ns
tH	SSO, SSI data input hold time			1	_	=	tcyc (2)
t LEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data output delay time			=	1	1	tcyc (2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns

Notes:

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

^{2.} 1tcyc = 1/f1(s)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.18 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit	
				Min.	Тур.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA	
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA	
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA	
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2		mA	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5		mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	_	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division	_	85	400	μА	
			FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	_	μΑ	
		Wait mode	NIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	100	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	90	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	=	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	=	5.0	_	μА	

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.19 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
	Faranietei	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width		-	ns	
tWL(XOUT)	XOUT input "L" width	24	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
tWL(XCIN)	XCIN input "L" width	7	-	μS	




Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V

Table 5.20 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
twh(traio)	TRAIO input "H" width	40	=	ns	
tWL(TRAIO)	TRAIO input "L" width	40	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.29 Electrical Characteristics (5) [1.8 V \leq Vcc < 2.7 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High IoH = -2 mA		Vcc - 0.5	=	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT		IOH = -200 μA	1.0	=	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	=	=	0.5	V
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V
		XOUT		IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIOBI, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.20	_	V
Іін	Input "H" current		VI = 2.2 V, Vcc = 2.2	2 V	-	-	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 2.2 V	/	=	=	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 V	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			-	8	=	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	1	_	V


Note:

^{1.} $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$, $T_{\text{opr}} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 5 MHz, unless otherwise specified.

R8C/34C Group Package Dimensions

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.