

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	-
Core Size	-
Speed	
Connectivity	-
Peripherals	<u>.</u>
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	·
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/dn3687gfpv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Secti	on 22	List of Registers	
22.1	Registe	r Addresses (Address Order)	
22.2	Registe	r Bits	
22.3	Registe	rs States in Each Operating Mode	
Secti	on 23	Electrical Characteristics	391
23.1		te Maximum Ratings	
23.2		al Characteristics	
23.2		T TM Version, EEPROM Stacked F-ZTAT TM Version)	391
		Power Supply Voltage and Operating Ranges	
		DC Characteristics	
		AC Characteristics	
		A/D Converter Characteristics	
		Watchdog Timer Characteristics	
		Flash Memory Characteristics	
		EEPROM Characteristics	
		Power-Supply-Voltage Detection Circuit Characteristics (Optional)	
		Power-On Reset Circuit Characteristics (Optional)	
23.3		cal Characteristics	
-010		ROM Version, EEPROM Stacked Mask-ROM Version)	
		Power Supply Voltage and Operating Ranges	
		DC Characteristics	
		AC Characteristics	
		A/D Converter Characteristics	
		Watchdog Timer Characteristics	
		EEPROM Characteristics	
		Power-Supply-Voltage Detection Circuit Characteristics (Optional)	
		Power-On Reset Circuit Characteristics (Optional)	
23.4		on Timing	
23.5	-	Load Condition	
	-		
Appe		Instruction Set	
A.1	Instruct	ion List	
A.2		on Code Map	
A.3	Numbe	r of Execution States	451
A.4	Combin	nations of Instructions and Addressing Modes	
Appe	endix B	I/O Port Block Diagrams	
B.1		t Block Diagrams	
B.2		ates in Each Operating State	
		-r	

Section 5 Ci	ock Pulse Generators	
Figure 5.1 B	ock Diagram of Clock Pulse Generators	69
Figure 5.2 B	ock Diagram of System Clock Generator	
	pical Connection to Crystal Resonator	
Figure 5.4 E	uivalent Circuit of Crystal Resonator	70
Figure 5.5 T	pical Connection to Ceramic Resonator	71
Figure 5.6 E	ample of External Clock Input	71
Figure 5.7 B	ock Diagram of Subclock Generator	72
Figure 5.8 T	pical Connection to 32.768-kHz Crystal Resonator	
Figure 5.9 E	uivalent Circuit of 32.768-kHz Crystal Resonator	
Figure 5.10	in Connection when not Using Subclock	73
Figure 5.11	Example of Incorrect Board Design	74
Section 6 Po	wer-Down Modes	
	ode Transition Diagram	
Section 7 R	OM	
Figure 7.1 Fl	ash Memory Block Configuration	
Figure 7.2 Pr	ogramming/Erasing Flowchart Example in User Program Mode	
Figure 7.3 Pr	ogram/Program-Verify Flowchart	
Figure 7.4 E	ase/Erase-Verify Flowchart	
Section 9 I/0) Ports	
) Ports rt 1 Pin Configuration	
Figure 9.1 P		
Figure 9.1 Po Figure 9.2 Po	rt 1 Pin Configuration	
Figure 9.1 Pe Figure 9.2 Pe Figure 9.3 Pe	rt 1 Pin Configuration rt 2 Pin Configuration	
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4Perform	rt 1 Pin Configuration rt 2 Pin Configuration rt 3 Pin Configuration	
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5Perform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration	
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5PerformFigure 9.6Perform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration	
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5PerformFigure 9.6PerformFigure 9.7Perform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration	115 119 122 128 134 137
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5PerformFigure 9.6PerformFigure 9.7PerformFigure 9.8Perform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration	115 119 122 128 134 137
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5PerformFigure 9.6PerformFigure 9.7PerformFigure 9.8PerformSection 10Ferform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort 8 Pin Configuration	115 119 122 128 134 137 139
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5PerformFigure 9.6PerformFigure 9.7PerformFigure 9.8PerformSection 10FerformFigure 10.1Perform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort B Pin Configuration ort B Pin Configuration	115 119 122 128 134 137 139 142
Figure 9.1Performed performed p	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort 8 Pin Configuration ort B Pin Configuration ealtime Clock (RTC) Block Diagram of RTC	115 119 122 128 134 137 139 142 147
Figure 9.1PerformFigure 9.2PerformFigure 9.3PerformFigure 9.4PerformFigure 9.5PerformFigure 9.6PerformFigure 9.7PerformFigure 9.8PerformSection 10FerformFigure 10.1PerformFigure 10.2PerformFigure 10.3Perform	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort B Pin Configuration	115 119 122 128 134 137 139 142 147 150
Figure 9.1Performed performed p	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort B Pin Configuration ealtime Clock (RTC) Block Diagram of RTC Definition of Time Expression nitial Setting Procedure Example: Reading of Inaccurate Time Data	115 119 122 128 134 137 139 142 147 150 151
Figure 9.1Performed performed p	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort B Pin Configuration ealtime Clock (RTC) Block Diagram of RTC Definition of Time Expression nitial Setting Procedure Example: Reading of Inaccurate Time Data	115 119 122 128 134 137 139 142 147 150 151
Figure 9.1 Perfigure 9.2 Figure 9.3 Perfigure 9.3 Figure 9.4 Perfigure 9.4 Figure 9.5 Perfigure 9.6 Figure 9.7 Perfigure 9.7 Figure 9.8 Perfigure 10.1 Figure 10.1 Perfigure 10.2 Figure 10.2 Perfigure 10.3 Figure 10.4 Perfigure 10.4 Section 11 Perfigure 11.1 Section 12 Perfigure 11.1	ort 1 Pin Configuration ort 2 Pin Configuration ort 3 Pin Configuration ort 5 Pin Configuration ort 6 Pin Configuration ort 7 Pin Configuration ort 8 Pin Configuration ort B Pin Configuration ealtime Clock (RTC) Block Diagram of RTC Definition of Time Expression initial Setting Procedure Example: Reading of Inaccurate Time Data Block Diagram of Timer B1	115 119 122 128 134 137 139 142 147 150 151 153



• Prior to executing BCLR instruction

MOV.B	#3F,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PCR5

The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

• BCLR instruction executed

BCLR #0, @RAMO

The BCLR instructions executed for the PCR5 work area (RAM0).

• After executing BCLR instruction

MOV.B	@RAMO, ROI	L
MOV.B	ROL, @PC	R5

The work area (RAM0) value is written to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0




Figure 4.2 Address Break Interrupt Operation Example (2)



9.1.2 Port Control Register 1 (PCR1)

Bit	Bit Name	Initial Value	R/W	Description
7	PCR17	0	W	When the corresponding pin is designated in PMR1 as a
6	PCR16	0	W	general I/O pin, setting a PCR1 bit to 1 makes the corresponding pin an output port, while clearing the bit to
5	PCR15	0	W	0 makes the pin an input port.
4	PCR14	0	W	Bit 3 is a reserved bit.
3	—		—	
2	PCR12	0	W	
1	PCR11	0	W	
0	PCR10	0	W	

PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.

9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1, the value
5	P15	0	R/W	stored in PDR1 are read. If PDR1 is read while PCR1 bits are cleared to 0, the pin states are read regardless of the
4	P14	0	R/W	value stored in PDR1.
3	—	1	—	Bit 3 is a reserved bit. This bit is always read as 1.
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	



12.5.2 Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input

The trigger function can be used to output a pulse with an arbitrary pulse width at an arbitrary delay from the TRGV input, as shown in figure 12.10. To set up this output:

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORB.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits TVEG1 and TVEG0 in TCRV1 and set TRGE to select the falling edge of the TRGV input.
- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 5. After these settings, a pulse waveform will be output without further software intervention, with a delay determined by TCORA from the TRGV input, and a pulse width determined by (TCORB TCORA).




Figure 12.10 Example of Pulse Output Synchronized to TRGV Input



13.4.4 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing). Synchronous operation enables GR to be increased with respect to a single time base.

Figure 13.19 shows an example of the synchronous operation setting procedure.




Figure 13.19 Example of Synchronous Operation Setting Procedure

Figure 13.22 shows an example of operation in PWM mode. The output signals go to 1 and TCNT is reset at compare match A, and the output signals go to 0 at compare match B, C, and D (TOB, TOC, and TOD = 1, POLB, POLC, and POLD = 0).






Figure 13.22 Example of PWM Mode Operation (1)

Figure 13.23 shows another example of operation in PWM mode. The output signals go to 0 and TCNT is reset at compare match A, and the output signals go to 1 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1).










Figure 13.28 Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 0)

In reset synchronous PWM mode, TCNT_0 and TCNT_1 perform increment and independent operations, respectively. However, GRA_1 and GRB_1 are separated from TCNT_1. When a compare match occurs between TCNT_0 and GRA_0, a counter is cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB_0, GRA_1, GRB_1 and TCNT_0 or counter clearing occur.

For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, refer to section 13.4.8, Buffer Operation.

13.4.8 Buffer Operation

Buffer operation differs depending on whether GR has been designated for an input capture register or an output compare register, or in reset synchronous PWM mode or complementary PWM mode.

Table 13.8 shows the register combinations used in buffer operation.

Table 13.8 Register Combinations in Buffer Operation

General Register	Buffer Register
GRA	GRC
GRB	GRD

1. When GR is an output compare register

When a compare match occurs, the value in the buffer register of the corresponding channel is transferred to the general register.

This operation is illustrated in figure 13.35.




Figure 13.35 Compare Match Buffer Operation


2. When GR is an input capture register

When an input capture occurs, the value in TCNT is transferred to the general register and the value previously stored in the general register is transferred to the buffer register. This operation is illustrated in figure 13.36.


Rev.5.00 Nov. 02, 2005 Page 230 of 500 REJ09B0027-0500

6. Examples of Buffer Operation

Figure 13.38 shows an operation example in which GRA has been designated as an output compare register, and buffer operation has been designated for GRA and GRC. This is an example of TCNT operating as a periodic counter cleared by compare match B. Pins FTIOA and FTIOB are set for toggle output by compare match A and B. As buffer operation has been set, when compare match A occurs, the FTIOA pin performs toggle outputs and the value in buffer register is simultaneously transferred to the general register. This operation is repeated each time that compare match A occurs.



The timing to transfer data is shown in figure 13.39.



Bit	Bit Name	Initial Value	R/W	Description
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 16.6, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, TEI interrupt request is enabled.
1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Selects the clock source.
				Asynchronous mode
				00: On-chip baud rate generator
				01: On-chip baud rate generator
				Outputs a clock of the same frequency as the bit rate from the SCK3 pin.
				10: External clock
				Inputs a clock with a frequency 16 times the bit rate from the SCK3 pin.
				11: Reserved
				Clocked synchronous mode
				00: On-chip clock (SCK3 pin functions as clock output)
				01: Reserved
				10: External clock (SCK3 pin functions as clock input)
				11: Reserved

		Operating Frequency φ (ΜΠΖ)											
		6			6.144			7.3728					
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)				
110	2	106	-0.44	2	108	0.08	2	130	-0.07				
150	2	77	0.16	2	79	0.00	2	95	0.00				
300	1	155	0.16	1	159	0.00	1	191	0.00				
600	1	77	0.16	1	79	0.00	1	95	0.00				
1200	0	155	0.16	0	159	0.00	0	191	0.00				
2400	0	77	0.16	0	79	0.00	0	95	0.00				
4800	0	38	0.16	0	39	0.00	0	47	0.00				
9600	0	19	-2.34	0	19	0.00	0	23	0.00				
19200	0	9	-2.34	0	9	0.00	0	11	0.00				
31250	0	5	0.00	0	5	2.40	0	6	5.33				
38400	0	4	-2.34	0	4	0.00	0	5	0.00				

Table 16.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Operating Frequency & (MHz)


Operating Frequency φ (MHz)


	8			9.8304		10			12			
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212	0.03
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11	0.00
38400	0	6	-6.99	0	7	0.00	0	7	1.73	0	9	-2.34


Legend:

---: A setting is available but error occurs.









Bit	Bit Name	Initial Value	R/W	Description					
5, 4	_	All 1		Reserved					
				These bits are always read as 1, and cannot be modified					
3	BCWP	1	R/W	BC Write Protect					
				This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared to 0 and use the MOV instruction. In clock synchronous serial mode, BC should not be modified.					
				0: When writing, val	ues of BC2 to BC0 are set.				
				1: When reading, 1	is always read.				
				When writing, settings of BC2 to BC0 are invalid.					
2	BC2	0	R/W	Bit Counter 2 to 0					
1	BC1	0	R/W	These bits specify the number of bits to be transferred					
0	BC0	0	R/W	next. When read, the remaining number of transfer bits is indicated. With the I ² C bus format, the data is transferred with one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL pin is low. The value returns to 000 at the end of a data transfer, including the acknowledge bit. With the clock synchronous serial format, these bits should not be modified.					
				I ² C Bus Format	Clock Synchronous Serial Format				
				000: 9 bits	000: 8 bits				
				001: 2 bits	001: 1 bits				
				010: 3 bits 010: 2 bits					
				011: 4 bits	011: 3 bits				
				100: 5 bits	100: 4 bits				
				101: 6 bits	101: 5 bits				
				110: 7 bits 110: 6 bits					
				111: 8 bits	111: 7 bits				

17.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

Data Transfer Format

Figure 17.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.




Figure 17.13 Clocked Synchronous Serial Transfer Format

Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 17.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.






Figure 17.15 Receive Mode Operation Timing

17.4.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 17.16 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 17.16 Block Diagram of Noise Conceler



Register Name	Reset	Active	Sleep	Subactive	Subsleep	Standby	Module
PDR2	Initialized	_			_		I/O port
PDR3	Initialized	—		_	—	_	_
PDR5	Initialized	_			_	_	_
PDR6	Initialized	—	_	_	_	_	_
PDR7	Initialized			_	_	_	_
PDR8	Initialized	_	_	_	_	_	
PDRB	Initialized	_	_	_	_	_	
PMR1	Initialized			_	_	_	_
PMR5	Initialized	—	_	_	_	_	_
PMR3	Initialized	_	_	_	_	_	
PCR1	Initialized	—	_	_	_	_	_
PCR2	Initialized	—	_	_	_	_	_
PCR3	Initialized	—	_	_	_	_	_
PCR5	Initialized			_	_	_	_
PCR6	Initialized	_	_	_	_	_	
PCR7	Initialized	_	_	_	_	_	
PCR8	Initialized	_		_	_	_	
SYSCR1	Initialized	_	_	_	_	_	Low power
SYSCR2	Initialized	_	_	_	_	_	
IEGR1	Initialized	_		_	_	_	Interrupt
IEGR2	Initialized	—	_	_	_	_	
IENR1	Initialized	_	_	_	_	_	
IENR2	Initialized	_	_	_	_	_	_
IRR1	Initialized	_	_	_	_	_	
IRR2	Initialized	_	_	_	_	_	
IWPR	Initialized		—	—	—		_
MSTCR1	Initialized	_		_	—	_	Low power
MSTCR2	Initialized	_	_	_	_	—	_



Appendix C Product Code Lineup

Product C	lassification		Product Code	Model Marking	Package Code	
H8/3687	Flash memory	Standard	HD64F3687H	HD64F3687H	QFP-64 (FP-64A)	
	version	product	HD64F3687FP	HD64F3687FP	LQFP-64 (FP-64E)	
		Product with	HD64F3687GH	HD64F3687FP HD64F3687GH P HD64F3687GFP HD6433687(***)H HD6433687(***)FP HD6433687(***)FP HD6433687G(***)FP HD6433687G(***)FP HD6433686(***)H HD6433686G(***)FP HD6433686G(***)FP HD6433686G(***)FP HD6433686G(***)FP HD6433685G(***)FP HD6433685G(***)FP HD6433685G(***)FP HD6433685G(***)FP HD6433685G(***)FP HD6433685G(***)FP HD6453684GFP HD6453684GFP HD6433684(***)FP HD6433684G(***)FP HD6433684G(***)FP HD6433683(***)FP HD6433683(***)FP HD6433684G(***)FP HD6433683(***)FP	QFP-64 (FP-64A)	
		POR & LVDC	HD64F3687GFP	HD64F3687GFP	LQFP-64 (FP-64E)	
	Mask ROM	Standard	HD6433687H	HD6433687(***)H	QFP-64 (FP-64A)	
	version	product	HD6433687FP	HD6433687(***)FP	LQFP-64 (FP-64E)	
		Product with	HD6433687GH	HD6433687G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433687GFP	HD6433687G(***)FP	LQFP-64 (FP-64E)	
H8/3686	Mask ROM	Standard	HD6433686H	HD6433686(***)H	QFP-64 (FP-64A)	
	version	product	HD6433686FP	H HD64F3687H FP HD64F3687FP GH HD64F3687GFP GH HD64F3687GFP H HD64F3687GFP H HD6433687(***)H FP HD6433687(***)FP GH HD6433687G(***)FP GH HD6433687G(***)FP GFP HD6433686G(***)FP GFP HD6433686G(***)FP GH HD6433686G(***)FP GH HD6433685G(***)FP GFP HD6433685G(***)FP GFP HD6433685G(***)FP GFP HD6433685G(***)F H HD6453684GFP H HD6453684GFP H HD6433684(***)F GH HD6433684(***)F GH HD6433684(***)F GH HD6433684(***)F GH HD6433684(***)F GH HD6433684(***)F GH HD6433683(***)F GH HD6433683(***)F GH HD6433683(***)F GH HD6433683(***)F GH	LQFP-64 (FP-64E)	
		Product with	HD6433686GH	HD6433686G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433686GFP	HD6433686G(***)FP	LQFP-64 (FP-64E)	
H8/3685	Mask ROM	Standard	HD6433685H	HD6433685(***)H	QFP-64 (FP-64A)	
	version	product	HD6433685FP	HD6433685(***)FP	LQFP-64 (FP-64E)	
		Product with	HD6433685GH	HD6433685G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433685GFP	HD6433685G(***)FP	LQFP-64 (FP-64E)	
H8/3684	Flash memory	Standard	HD64F3684H	HD64F3684H	QFP-64 (FP-64A)	
	version	product	HD64F3684FP	HD64F3684FP	LQFP-64 (FP-64E)	
		Product with	HD64F3684GH	HD64F3684GH	QFP-64 (FP-64A)	
		POR & LVDC	HD64F3684GFP	HD64F3684GFP	LQFP-64 (FP-64E)	
	Mask ROM	Standard	HD6433684H	HD6433684(***)H	QFP-64 (FP-64A)	
	version	product	HD6433684FP	HD6433684(***)FP	LQFP-64 (FP-64E)	
		Product with	HD6433684GH	HD6433684G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433684GFP	HD6433684G(***)FP	LQFP-64 (FP-64E)	
H8/3683	Mask ROM	Standard	HD6433683H	HD6433683(***)H	QFP-64 (FP-64A)	
	version	product	HD6433683FP	HD6433683(***)FP	LQFP-64 (FP-64E)	
		Product with	HD6433683GH	HD6433683G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433683GFP	HD6433683G(***)FP	LQFP-64 (FP-64E)	
H8/3682	Mask ROM	Standard	HD6433682H	HD6433682(***)H	QFP-64 (FP-64A)	
	version	product	HD6433682FP	HD6433682(***)FP	LQFP-64 (FP-64E)	
		Product with	HD6433682GH	HD6433682G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433682GFP	HD6433682G(***)FP	LQFP-64 (FP-64E)	