



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | H8/300H |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SCI |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 45 |
| Program Memory Size | 56КВ (56К х 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 75°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-BQFP |
| Supplier Device Package | 64-QFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3687ghmv |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figures

| Section 1 | Overview | |
|-------------|--|----|
| Figure 1.1 | Internal Block Diagram of H8/3687 Group of F-ZTAT TM | |
| | and Mask-ROM Versions | 3 |
| Figure 1.2 | Internal Block Diagram of H8/3687N (EEPROM Stacked Version) | 4 |
| Figure 1.3 | Pin Arrangement of H8/3687 Group of F-ZTAT TM and Mask-ROM Versions | |
| | (FP-64E, FP-64A) | 5 |
| Figure 1.4 | Pin Arrangement of H8/3687N (EEPROM Stacked Version) (FP-64E) | 6 |
| Section 2 | СРИ | |
| Figure 2.1 | Memory Map (1) | 12 |
| Figure 2.1 | Memory Map (2) | 13 |
| Figure 2.1 | Memory Map (3) | 14 |
| Figure 2.2 | CPU Registers | 15 |
| Figure 2.3 | Usage of General Registers | 16 |
| Figure 2.4 | Relationship between Stack Pointer and Stack Area | 17 |
| Figure 2.5 | General Register Data Formats (1) | 19 |
| Figure 2.5 | General Register Data Formats (2) | 20 |
| Figure 2.6 | Memory Data Formats | 21 |
| Figure 2.7 | Instruction Formats | 32 |
| Figure 2.8 | Branch Address Specification in Memory Indirect Mode | 36 |
| Figure 2.9 | On-Chip Memory Access Cycle | 38 |
| Figure 2.10 | On-Chip Peripheral Module Access Cycle (3-State Access) | 39 |
| Figure 2.1 | CPU Operation States | 40 |
| Figure 2.12 | 2 State Transitions | 41 |
| Figure 2.13 | B Example of Timer Configuration with Two Registers Allocated | |
| | to Same Address | 42 |
| Section 3 | Exception Handling | |
| Figure 3.1 | Reset Sequence | 58 |
| Figure 3.2 | Stack Status after Exception Handling | 60 |
| Figure 3.3 | Interrupt Sequence | 61 |
| Figure 3.4 | Port Mode Register Setting and Interrupt Request Flag Clearing Procedure | 62 |
| Section 4 | Address Break | |
| Figure 4.1 | Block Diagram of Address Break | 63 |
| Figure 4.2 | Address Break Interrupt Operation Example (1) | 66 |
| Figure 4.2 | Address Break Interrupt Operation Example (2) | 67 |

2.4.2 Basic Instruction Formats

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.7 shows examples of instruction formats.

• Operation Field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register Field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

• Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A24-bit address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00).

Condition Field

Specifies the branching condition of Bcc instructions.

| (1) Ope | ration field only | | | | |
|---------|------------------------|-------------|---------------|------------------|---------------------|
| | | ор | | NOP, RTS, etc. | |
| (2) Ope | ration field and reg | | | | |
| Γ | ор | | rn | rm | ADD.B Rn, Rm, etc. |
| (3) Ope | ration field, register | fields, and | l effective a | ddress extensi | on |
| | ор | | rn | rm | MOV B @(d:16 Bn) Bm |
| | | EA(disp |) | | |
| (4) Ope | ration field, effectiv | e address e | extension, a | and condition fi | eld |
| | op c | c | EA(d | disp) | BRA d:8 |

Figure 2.7 Instruction Formats

Section 3 Exception Handling

Exception handling may be caused by a reset, a trap instruction (TRAPA), or interrupts.

• Reset

A reset has the highest exception priority. Exception handling starts as soon as the reset is cleared by the $\overline{\text{RES}}$ pin. The chip is also reset when the watchdog timer overflows, and exception handling starts. Exception handling is the same as exception handling by the $\overline{\text{RES}}$ pin.

Trap Instruction

Exception handling starts when a trap instruction (TRAPA) is executed. The TRAPA instruction generates a vector address corresponding to a vector number from 0 to 3, as specified in the instruction code. Exception handling can be executed at all times in the program execution state, regardless of the setting of the I bit in CCR.

• Interrupts

External interrupts other than NMI and internal interrupts other than address break are masked by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.



WKP5 to WKP0 Interrupts

WKP5 to WKP0 interrupts are requested by input signals to pins $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$. These six interrupts have the same vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits WPEG5 to WPEG0 in IEGR2.

When pins $\overline{WKP5}$ to $\overline{WKP0}$ are designated for interrupt input in PMR5 and the designated signal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting bit IENWP in IENR1.



Figure 3.1 Reset Sequence

7.5 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

7.5.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register 1 (EBR1) are initialized. In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.

7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is forcibly aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)

Immediately after exception handling excluding a reset during programming/erasing When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-



| Bit | Bit Name | Initial value | R/W | Description |
|-----|----------|------------------|-----|---|
| 2 | IMFC | 0 | R/W | Input Capture/Compare Match Flag C [Setting conditions] |
| | | | | • When TCNT = GRC and GRC is functioning as output compare register |
| | | | | • When TCNT value is transferred to GRC by input capture signal and GRC is functioning as input capture register |
| | | | | [Clearing condition] |
| | | | | • When 0 is written to IMFC after reading IMFC = 1 |
| 1 | IMFB | 0 | R/W | Input Capture/Compare Match Flag B [Setting conditions] |
| | | | | • When TCNT = GRB and GRB is functioning as output compare register |
| | | | | When TCNT value is transferred to GRB by input capture signal and GRB is functioning as input capture register |
| | | | | [Clearing condition] |
| | | | | • When 0 is written to IMFB after reading IMFB = 1 |
| 0 | IMFA | 0 | R/W | Input Capture/Compare Match Flag A [Setting conditions] When TCNT = GRA and GRA is functioning as output compare register When TCNT value is transferred to GRA by input capture signal and GRA is functioning as input capture register [Clearing condition] When 0 is written to IMEA after reading IMEA = 1 |
| | | | | when u is written to IMFA after reading IMFA = 1 |

Note: Bit 5 is not the UDF flag in TSR_0. It is a reserved bit. It is always read as 1.



1. Examples of waveform output operation

Figure 13.13 shows an example of 0 output/1 output.

In this example, TCNT has been designated as a free-running counter, and settings have been made such that 0 is output by compare match A, and 1 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.



Figure 13.13 Example of 0 Output/1 Output Operation

Figure 13.14 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.



1. Canceling Procedure of Complementary PWM Mode: Figure 13.30 shows the complementary PWM mode canceling procedure.





2. Examples of Complementary PWM Mode Operation: Figure 13.31 shows an example of complementary PWM mode operation. In complementary PWM mode, TCNT_0 and TCNT_1 perform an increment or decrement operation. When TCNT_0 and GRA_0 are compared and their contents match, the counter is decremented, and when TCNT_1 underflows, the counter is incremented. In GRA_0, GRA_1, and GRB_1, compare match is carried out in the order of TCNT_0 → TCNT_1 → TCNT_1 → TCNT_0 and PWM waveform is output, during one cycle of a up/down counter. In this mode, the initial setting will be TCNT_0 > TCNT_1.



| | | | | | opore | ing i i o | 9400 | • γ (| ··, | | | |
|---------------------|---|-------|--------------|---|-------|--------------|------|-------|--------------|---|-----|--------------|
| | | 12.88 | 38 | | 14 | | | 14.74 | 56 | | 16 | |
| Bit Rate (bit/s) | n | N | Error (%) | n | N | Error (%) | n | N | Error (%) | n | N | Error (%) |
| 110 | 2 | 217 | 0.08 | 2 | 248 | -0.17 | 3 | 64 | 0.70 | 3 | 70 | 0.03 |
| 150 | 2 | 159 | 0.00 | 2 | 181 | 0.16 | 2 | 191 | 0.00 | 2 | 207 | 0.16 |
| 300 | 2 | 79 | 0.00 | 2 | 90 | 0.16 | 2 | 95 | 0.00 | 2 | 103 | 0.16 |
| 600 | 1 | 159 | 0.00 | 1 | 181 | 0.16 | 1 | 191 | 0.00 | 1 | 207 | 0.16 |
| 1200 | 1 | 79 | 0.00 | 1 | 90 | 0.16 | 1 | 95 | 0.00 | 1 | 103 | 0.16 |
| 2400 | 0 | 159 | 0.00 | 0 | 181 | 0.16 | 0 | 191 | 0.00 | 0 | 207 | 0.16 |
| 4800 | 0 | 79 | 0.00 | 0 | 90 | 0.16 | 0 | 95 | 0.00 | 0 | 103 | 0.16 |
| 9600 | 0 | 39 | 0.00 | 0 | 45 | -0.93 | 0 | 47 | 0.00 | 0 | 51 | 0.16 |
| 19200 | 0 | 19 | 0.00 | 0 | 22 | -0.93 | 0 | 23 | 0.00 | 0 | 25 | 0.16 |
| 31250 | 0 | 11 | 2.40 | 0 | 13 | 0.00 | 0 | 14 | -1.70 | 0 | 15 | 0.00 |
| 38400 | 0 | 9 | 0.00 | | _ | _ | 0 | 11 | 0.00 | 0 | 12 | 0.16 |

 Table 16.3
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3)

Operating Frequency & (MHz)

Operating Frequency ϕ **(MHz)**

| | | 18 | | | 20 | |
|---------------------|---|-----|--------------|---|-----|--------------|
| Bit Rate (bit/s) | n | N | Error (%) | n | N | Error (%) |
| 110 | 3 | 79 | -0.12 | 3 | 88 | -0.25 |
| 150 | 2 | 233 | 0.16 | 3 | 64 | 0.16 |
| 300 | 2 | 116 | 0.16 | 2 | 129 | 0.16 |
| 600 | 1 | 233 | 0.16 | 2 | 64 | 0.16 |
| 1200 | 1 | 116 | 0.16 | 1 | 129 | 0.16 |
| 2400 | 0 | 233 | 0.16 | 1 | 64 | 0.16 |
| 4800 | 0 | 116 | 0.16 | 0 | 129 | 0.16 |
| 9600 | 0 | 58 | -0.96 | 0 | 64 | 0.16 |
| 19200 | 0 | 28 | 1.02 | 0 | 32 | -1.36 |
| 31250 | 0 | 17 | 0.00 | 0 | 19 | 0.00 |
| 38400 | 0 | 14 | -2.34 | 0 | 15 | 1.73 |

Legend:

—: A setting is available but error occurs.



Figure 17.1 Block Diagram of I²C Bus Interface 2



Figure 17.8 Master Receive Mode Operation Timing (2)

17.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 17.9 and 17.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/\overline{W}) is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.

- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.

17.5 Interrupt Request

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK receive, STOP recognition, and arbitration lost/overrun error. Table 17.3 shows the contents of each interrupt request.

| Table 17.3 | Interrupt | Requests |
|-------------------|-----------|----------|
|-------------------|-----------|----------|

| Interrupt Request | Abbreviation | Interrupt Condition | I ² C Mode | Clocked Synchronous Mode |
|-----------------------------------|--------------|----------------------|-----------------------|-----------------------------|
| Transmit Data Empty | TXI | (TDRE=1) • (TIE=1) | 0 | 0 |
| Transmit End | TEI | (TEND=1) • (TEIE=1) | 0 | 0 |
| Receive Data Full | RXI | (RDRF=1) • (RIE=1) | 0 | 0 |
| STOP Recognition | STPI | (STOP=1) • (STIE=1) | 0 | × |
| NACK Receive | NAKI | {(NACKF=1)+(AL=1)} • | 0 | × |
| Arbitration Lost/Overrun Error | - | (NAKIE=1) | 0 | 0 |

When interrupt conditions described in table 17.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.



19.2 Input/Output Pins

Pins used in the EEPROM are listed in table 19.1.

| Table 19.1 | Pin Configuration |
|-------------------|-------------------|
|-------------------|-------------------|

| Pin name | Symbol | Input/Output | Function |
|------------------|--------|--------------|---|
| Serial clock pin | SCL | Input | The SCL pin is used to control serial input/output data timing. The data is input at the rising edge of the clock and output at the falling edge of the clock. The SCL pin needs to be pulled up by resistor as that pin is open-drain driven structure of the l ² C pin. Use proper resistor value for your system by considering V_{oL} , I_{oL} , and the C_{IN} pin capacitance in section 23.2.2, DC Characteristics and in section 23.2.3, AC Characteristics. Maximum clock frequency is 400 kHz. |
| Serial data pin | SDA | Input/Output | The SDA pin is bidirectional for serial data transfer. The SDA pin needs to be pulled up by resistor as that pin is open-drain driven structure. Use proper resistor value for your system by considering V_{OL} , I_{OL} , and the C_{IN} pin capacitance in section 23.2.2, DC Characteristics and in section 23.2.3, AC Characteristics. Except for a start condition and a stop condition which will be discussed later, the high- to-low and low-to-high change of SDA input should be done during SCL low periods. |

19.3 Register Description

The EEPROM has a following register.

• EEPROM key register (EKR)

19.3.1 EEPROM Key Register (EKR)

EKR is an 8-bit readable/writable register, which changes the slave address code written in the EEPROM. The slave address code is changed by writing H'5F in EKR and then writing either of H'00 to H'07 as an address code to the H'FF09 address in the EEPROM by the byte write method. EKR is initialized to H'FF.



Figure 19.4 Page Write Operation

19.4.8 Acknowledge Polling

Acknowledge polling feature is used to show if the EEPROM is in an internally-timed write cycle or not. This feature is initiated by the input of the 8-bit slave address + R/\overline{W} code following the start condition during an internally-timed write cycle. Acknowledge polling will operate R/W code = "0". The ninth acknowledgement judges if the EEPROM is an internally-timed write cycle or not. Acknowledgement "1" shows the EEPROM is in a internally-timed write cycle and acknowledgement "0" shows the internally-timed write cycle has been completed. The acknowledge polling starts to function after a write data is input, i.e., when the stop condition is input.

19.4.9 Read Operation

There are three read operations; current address read, random address read, and sequential read. Read operations are initiated in the same way as write operations with the exception of R/W = 1.

1. Current Address Read

The internal address counter maintains the (n+1) address that is made by the last address (n) accessed during the last read or write operation, with incremented by one. Current address read accesses the (n+1) address kept by the internal address counter.

After receiving in the order of a start condition and the slave address + R/W code (R/W = 1), the EEPROM outputs the 1-byte data of the (n+1) address from the most significant bit following acknowledgement "0". If the EEPROM receives in the order of acknowledgement "1" and a following stop condition, the EEPROM stops the read operation and is turned to a standby state.

Section 22 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- The symbol in the register-name column represents a reserved address or range of reserved addresses.

Do not attempt to access reserved addresses.

- When the address is 16-bit wide, the address of the upper byte is given in the list.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses.
- Reserved bits are indicated by in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.



6. Branching Instructions

| | | | | A Inst | ddr | essi tion | ng l Ler | Moc | le a n (by | nd /tes |) | | | | | No. Stat | of es*1 | | | | |
|-----|---------------------|---|-----|-----------|-----|--------------|-------------|----------|---------------|------------|---|----------------------|---------------------------|---|-----|-------------|------------|-----|---|------|--------|
| | Mnemonic | | | | ßn | d, ERn) | ERn/@ERn+ | a | d, PC) | 2 aa | | Oper | Operation | | Con | ditio | n Co | ode | | rmal | vanced |
| | | | XX# | Rn | 8 | 0 | 8 | a | 0 | 0 | 1 | | Condition | Т | н | N | z | v | С | Noi | Adv |
| Bcc | BRA d:8 (BT d:8) | — | | | | | | | 2 | | | If condition | Always | — | - | — | - | - | — | 4 | ł |
| | BRA d:16 (BT d:16) | _ | | | | | | | 4 | | | is true then | | _ | - | — | - | — | — | 6 | ; |
| | BRN d:8 (BF d:8) | — | | | | | | | 2 | | | $PC \leftarrow PC+d$ | Never | - | - | — | - | — | — | 4 | ł |
| | BRN d:16 (BF d:16) | — | | | | | | | 4 | | | eise next, | | - | - | - | - | - | — | 6 | ; |
| | BHI d:8 | _ | | | | | | | 2 | | | | C∨ Z = 0 | - | - | - | - | - | — | 4 | ł |
| | BHI d:16 | _ | | | | | | | 4 | | | | | — | - | — | - | - | — | 6 | ; |
| | BLS d:8 | _ | | | | | | | 2 | | | | C∨ Z = 1 | - | - | - | - | - | — | 2 | ŀ |
| | BLS d:16 | _ | | | | | | | 4 | | | | | — | - | - | - | - | — | 6 | ; |
| | BCC d:8 (BHS d:8) | _ | | | | | | | 2 | | | | C = 0 | - | - | - | - | - | — | 2 | ŀ |
| | BCC d:16 (BHS d:16) | _ | | | | | | | 4 | | | | | - | - | - | - | - | - | 6 | ; |
| | BCS d:8 (BLO d:8) | _ | | | | | | | 2 | | | | C = 1 | - | - | - | - | - | — | 2 | ŀ |
| | BCS d:16 (BLO d:16) | _ | | | | | | | 4 | | | | | — | - | - | - | - | — | 6 | ; |
| | BNE d:8 | - | | | | | | | 2 | | | | Z = 0 | - | - | - | - | - | - | 2 | ŀ |
| | BNE d:16 | _ | | | | | | | 4 | | | | | — | - | — | - | - | — | 6 | ; |
| | BEQ d:8 | — | | | | | | | 2 | | | | Z = 1 | - | - | — | - | - | — | 2 | ŀ |
| | BEQ d:16 | — | | | | | | | 4 | | | | | — | - | — | - | - | — | 6 | ; |
| | BVC d:8 | _ | | | | | | | 2 | | | | V = 0 | - | - | — | - | - | — | 2 | ŀ |
| | BVC d:16 | _ | | | | | | | 4 | | | | | — | - | — | - | - | — | 6 | ; |
| | BVS d:8 | — | | | | | | | 2 | | | | V = 1 | - | - | — | - | - | — | 4 | ł |
| | BVS d:16 | - | | | | | | | 4 | | | | | - | - | - | - | - | — | 6 | ; |
| | BPL d:8 | - | | | | | | | 2 | | | | N = 0 | - | - | - | - | - | - | 4 | ŀ |
| | BPL d:16 | — | | | | | | | 4 | | | | | — | - | - | - | - | — | 6 | ; |
| | BMI d:8 | — | | | | | | | 2 | | | | N = 1 | — | - | - | - | — | — | 2 | ł |
| | BMI d:16 | - | | | | | | | 4 | | | | | — | - | - | - | - | — | 6 | ; |
| | BGE d:8 | - | | | | | | | 2 | | | | N⊕V = 0 | - | - | - | - | - | - | 4 | ŀ |
| | BGE d:16 | - | | | | | | | 4 | | | | | - | - | - | - | - | - | 6 | ; |
| | BLT d:8 | _ | | | | | | | 2 | | | | N⊕V = 1 | - | - | - | - | - | _ | 4 | ł |
| | BLT d:16 | _ | | | | | | | 4 | | |] | | — | - | - | - | - | _ | 6 | ; |
| | BGT d:8 | _ | | | | | | | 2 | | | | $Z \vee (N \oplus V) = 0$ | _ | _ | - | _ | _ | _ | 4 | ŀ |
| | BGT d:16 | _ | | | | | | | 4 | | | | | _ | _ | _ | _ | _ | _ | 6 | ; |
| | BLE d:8 | _ | | | | | | | 2 | | | | Z∨ (N⊕V) = 1 | _ | - | — | - | - | _ | 4 | ł |
| | BLE d:16 | - | | | | | | | 4 | | | | | — | - | - | _ | - | _ | 6 | ; |

7. System Control Instructions

| | | Addressing Mode and Instruction Length (bytes) | | | | | | | | |) | | | | | | | | | . of es ^{*1} |
|-------|-----------------------|---|---|--|---|----|-----|---|-------|---------|---|---|------------|----------------|----|----|----|----|----|--------------------------|
| | Mnemonic | | × | d, ERn) d, ERn) d, ERn ma aa aa aa aa aa aa aa | | | Con | | ormal | lvanced | | | | | | | | | | |
| | | ō | ŧ | ñ | 0 | 0 | 0 | 0 | 0 | 0 | | | I | н | N | z | ۷ | С | ž | ĕ |
| TRAPA | TRAPA #x:2 | - | | | | | | | | | 2 | $\begin{array}{l} PC \rightarrow @-SP \\ CCR \rightarrow @-SP \\ \rightarrow PC \end{array}$ | 1 | - | - | - | _ | - | 14 | 16 |
| RTE | RTE | - | | | | | | | | | | $CCR \leftarrow @SP+$ $PC \leftarrow @SP+$ | \$ | \$ | \$ | \$ | \$ | \$ | 1 | 0 |
| SLEEP | SLEEP | - | | | | | | | | | | Transition to power- down state | — | — | - | - | - | - | 2 | 2 |
| LDC | LDC #xx:8, CCR | В | 2 | | | | | | | | | $#xx:8 \rightarrow CCR$ | \$ | \$ | \$ | \$ | \$ | \$ | 2 | 2 |
| | LDC Rs, CCR | В | | 2 | | | | | | | | $Rs8 \rightarrow CCR$ | \$ | \$ | \$ | \$ | \$ | \$ | 2 | 2 |
| | LDC @ERs, CCR | W | | | 4 | | | | | | | $@ERs \to CCR$ | \$ | \$ | \$ | \$ | \$ | \$ | 6 | 3 |
| | LDC @(d:16, ERs), CCR | W | | | | 6 | | | | | | @(d:16, ERs) → CCR | \$ | \$ | \$ | \$ | \$ | \$ | 8 | 3 |
| | LDC @(d:24, ERs), CCR | W | | | | 10 | | | | | | $@(d:24, ERs) \rightarrow CCR$ | \uparrow | \$ | \$ | \$ | \$ | \$ | 1 | 2 |
| | LDC @ERs+, CCR | W | | | | | 4 | | | | | $\begin{array}{l} @ ERs \to CCR \\ ERs32+2 \to ERs32 \end{array}$ | € | ≎ | ≎ | \$ | ≎ | \$ | 8 | 3 |
| | LDC @aa:16, CCR | W | | | | | | 6 | | | | @aa:16 \rightarrow CCR | \$ | \$ | \$ | \$ | \$ | \$ | 8 | 3 |
| | LDC @aa:24, CCR | W | | | | | | 8 | | | | @aa:24 \rightarrow CCR | \$ | \$ | \$ | \$ | \$ | \$ | 1 | 0 |
| STC | STC CCR, Rd | В | | 2 | | | | | | | | $CCR \rightarrow Rd8$ | - | — | - | - | - | - | 2 | 2 |
| | STC CCR, @ERd | W | | | 4 | | | | | | | $CCR \rightarrow @ERd$ | - | — | - | - | - | - | 6 | 3 |
| | STC CCR, @(d:16, ERd) | W | | | | 6 | | | | | | $CCR \rightarrow @(d:16, ERd)$ | — | — | — | — | — | — | 8 | 3 |
| | STC CCR, @(d:24, ERd) | W | | | | 10 | | | | | | $CCR \to @(d{:}24,ERd)$ | — | — | — | — | — | - | 1 | 2 |
| | STC CCR, @-ERd | W | | | | | 4 | | | | | $\begin{array}{c} ERd32-2 \rightarrow ERd32 \\ CCR \rightarrow @ ERd \end{array}$ | - | - | - | - | - | - | 8 | } |
| | STC CCR, @aa:16 | W | | | | | | 6 | | | | $CCR \rightarrow @aa:16$ | — | — | - | — | — | — | 8 | 3 |
| | STC CCR, @aa:24 | W | | | | | | 8 | | | | $CCR \rightarrow @aa:24$ | - | _ | _ | _ | _ | _ | 1 | 0 |
| ANDC | ANDC #xx:8, CCR | В | 2 | | | | | | | | | $CCR_{\wedge} \# xx: 8 \to CCR$ | \uparrow | \uparrow | \$ | \$ | \$ | \$ | 2 | 2 |
| ORC | ORC #xx:8, CCR | В | 2 | | | | | | | | | $CCR \lor \#xx:8 \rightarrow CCR$ | \uparrow | \uparrow | \$ | \$ | \$ | \$ | 2 | 2 |
| XORC | XORC #xx:8, CCR | В | 2 | | | | | | | | | $CCR \oplus \#xx: 8 \rightarrow CCR$ | \uparrow | \updownarrow | \$ | \$ | \$ | \$ | 2 | 2 |
| NOP | NOP | - | | | | | | | | | 2 | $PC \leftarrow PC+2$ | - | — | | - | _ | — | 2 | 2 |



Figure B.4 Port 1 Block Diagram (P12)





Figure B.22 Port 8 Block Diagram (P87 to P85)



| Item | Page | Revision (See Manual for Details) | | | | | |
|--|--------------|---|-----------------|---|-----------------------------------|----------------------------------|--|
| Table 23.12 DC Characteristics (1) | 413, 414 | Itom | Symbol | Applicable Bins | Test Condition | Values | |
| | | item | Symbol | F 1115 | Test Condition | WIIN | |
| | | Input high voltage | V _{IH} | PB0 to PB7 | $V_{cc} = 4.0$ to 5.5 V | $V_{cc} \times 0.7$ | |
| | | | | | | $V_{cc} \times 0.8$ | |
| | | Input low voltage | V _{IL} | RXD, RXD_2, SCL, SDA, P10 to P12, | V_{cc} = 4.0 to 5.5 V | -0.3 | |
| | | | | P85 to P87. | | 0.2 | |
| | | | | PB0 to PB7 | | -0.3 | |
| | 417 | Mode | | RES Pin | Internal Sta | te | |
| | | Active mode 1 | | V _{cc} | Operates | | |
| | | Active mode 2 | | _ | Operates (¢OSC/64) | | |
| | | Sleep mode 1 | | V _{cc} | Only timers of | operate | |
| | | Sleep mod | le 2 | _ | Only timers of (\$\$\phiOSC/64\$) | Only timers operate (¢OSC/64) | |
| Table 23 16 Δ/D | 121 | | | | | | |
| Converter Characteristics | т ∠ т | | | | | Values | |
| | | Item | | Test Condition | | Min | |
| | | Conversion time (single mode) | | AV _{cc} = 3.3 t | o 5.5 V | 134 | |
| Figure 23.4 I ² C Bus Interface Input/Output Timing | 429 | SCL Print State SCL SCL SCL | | | | | |
| Appendix D Package Dimensions | 488, 489 | Swapped with new ones. | | | | | |

