



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | H8/300H |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SCI |
| Peripherals | PWM, WDT |
| Number of I/O | 45 |
| Program Memory Size | 56KB (56K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 75°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-BQFP |
| Supplier Device Package | 64-QFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f3687hv |

| | |
|---|-----|
| Figure 13.59 When Compare Match and Bit Manipulation Instruction to TOCR Occur at the Same Timing | 250 |
| Section 14 Watchdog Timer | |
| Figure 14.1 Block Diagram of Watchdog Timer | 251 |
| Figure 14.2 Watchdog Timer Operation Example | 254 |
| Section 15 14-Bit PWM | |
| Figure 15.1 Block Diagram of 14-Bit PWM | 255 |
| Figure 15.2 Waveform Output by 14-Bit PWM | 258 |
| Section 16 Serial Communication Interface 3 (SCI3) | |
| Figure 16.1 Block Diagram of SCI3 | 261 |
| Figure 16.2 Data Format in Asynchronous Communication | 276 |
| Figure 16.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits) | 276 |
| Figure 16.4 Sample SCI3 Initialization Flowchart | 277 |
| Figure 16.5 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit) | 278 |
| Figure 16.6 Sample Serial Transmission Data Flowchart (Asynchronous Mode) | 279 |
| Figure 16.7 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit) | 280 |
| Figure 16.8 Sample Serial Reception Data Flowchart (Asynchronous Mode) (1) | 282 |
| Figure 16.8 Sample Serial Reception Data Flowchart (Asynchronous Mode) (2) | 283 |
| Figure 16.9 Data Format in Clocked Synchronous Communication | 284 |
| Figure 16.10 Example of SCI3 Transmission in Clocked Synchronous Mode | 286 |
| Figure 16.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode) | 287 |
| Figure 16.12 Example of SCI3 Reception in Clocked Synchronous Mode | 288 |
| Figure 16.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode) | 289 |
| Figure 16.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode) | 291 |
| Figure 16.15 Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A) | 293 |
| Figure 16.16 Sample Multiprocessor Serial Transmission Flowchart | 294 |
| Figure 16.17 Sample Multiprocessor Serial Reception Flowchart (1) | 296 |
| Figure 16.17 Sample Multiprocessor Serial Reception Flowchart (2) | 297 |
| Figure 16.18 Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) | 298 |
| Figure 16.19 Receive Data Sampling Timing in Asynchronous Mode | 301 |
| Section 17 I²C Bus Interface 2 (IIC2) | |
| Figure 17.1 Block Diagram of I ² C Bus Interface 2 | 304 |

Section 1 Overview

1.1 Features

- High-speed H8/300H central processing unit with an internal 16-bit architecture
 - Upward-compatible with H8/300 CPU on an object level
 - Sixteen 16-bit general registers
 - 62 basic instructions
- Various peripheral functions
 - RTC (can be used as a free running counter)
 - Timer B1 (8-bit timer)
 - Timer V (8-bit timer)
 - Timer Z (16-bit timer)
 - 14-bit PWM
 - Watchdog timer
 - SCI (Asynchronous or clocked synchronous serial communication interface) $\times 2$ channels
 - I²C Bus Interface (conforms to the I²C bus interface format that is advocated by Philips Electronics)
 - 10-bit A/D converter

Table 2.3 Arithmetic Operations Instructions (1)

| Instruction | Size* | Function |
|--------------------|--------------|--|
| ADD SUB | B/W/L | $Rd \pm Rs \rightarrow Rd$, $Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.) |
| ADDX SUBX | B | $Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register. |
| INC DEC | B/W/L | $Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.) |
| ADDS SUBS | L | $Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register. |
| DAA DAS | B | Rd (decimal adjust) $\rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data. |
| MULXU | B/W | $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits. |
| MULXS | B/W | $Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits. |
| DIVXU | B/W | $Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder. |

Note: * refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.4 Logic Operations Instructions

| Instruction | Size* | Function |
|-------------|-------|---|
| AND | B/W/L | $Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data. |
| OR | B/W/L | $Rd \vee Rs \rightarrow Rd$, $Rd \vee \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data. |
| XOR | B/W/L | $Rd \oplus Rs \rightarrow Rd$, $Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data. |
| NOT | B/W/L | $\neg (Rd) \rightarrow (Rd)$ Takes the one's complement (logical complement) of general register contents. |

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.5 Shift Instructions

| Instruction | Size* | Function |
|----------------|-------|---|
| SHAL SHAR | B/W/L | $Rd \text{ (shift)} \rightarrow Rd$ Performs an arithmetic shift on general register contents. |
| SHLL SHLR | B/W/L | $Rd \text{ (shift)} \rightarrow Rd$ Performs a logical shift on general register contents. |
| ROTL ROTR | B/W/L | $Rd \text{ (rotate)} \rightarrow Rd$ Rotates general register contents. |
| ROTXL ROTXR | B/W/L | $Rd \text{ (rotate)} \rightarrow Rd$ Rotates general register contents through the carry flag. |

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 3 | IWPF3 | 0 | R/W | <p>WKP3 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When $\overline{\text{WKP3}}$ pin is designated for interrupt input and the designated signal edge is detected.</p> <p>[Clearing condition]</p> <p>When IWPF3 is cleared by writing 0.</p> |
| 2 | IWPF2 | 0 | R/W | <p>WKP2 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When $\overline{\text{WKP2}}$ pin is designated for interrupt input and the designated signal edge is detected.</p> <p>[Clearing condition]</p> <p>When IWPF2 is cleared by writing 0.</p> |
| 1 | IWPF1 | 0 | R/W | <p>WKP1 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When $\overline{\text{WKP1}}$ pin is designated for interrupt input and the designated signal edge is detected.</p> <p>[Clearing condition]</p> <p>When IWPF1 is cleared by writing 0.</p> |
| 0 | IWPF0 | 0 | R/W | <p>WKP0 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When $\overline{\text{WKP0}}$ pin is designated for interrupt input and the designated signal edge is detected.</p> <p>[Clearing condition]</p> <p>When IWPF0 is cleared by writing 0.</p> |

3.3 Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes low, all processing halts and this LSI enters the reset. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized by the reset. To ensure that this LSI is reset at power-up, hold the $\overline{\text{RES}}$ pin low until the clock pulse generator output stabilizes. To reset the chip during operation, hold the $\overline{\text{RES}}$ pin low for at least 10 system clock cycles. When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, this LSI starts reset exception handling. The reset exception handling sequence is shown in figure 3.1. However, for the reset exception handling sequence of the product with on-chip power-on reset circuit, refer to section 20, Power-On Reset and Low-Voltage Detection Circuits (Optional).

The reset exception handling sequence is as follows:

1. Set the I bit in the condition code register (CCR) to 1.
2. The CPU generates a reset exception handling vector address (from H'0000 to H'0001), the data in that address is sent to the program counter (PC) as the start address, and program execution starts from that address.

3.4 Interrupt Exception Handling

3.4.1 External Interrupts

As the external interrupts, there are NMI, IRQ3 to IRQ0, and WKP5 to WKP0 interrupts.

NMI Interrupt

NMI interrupt is requested by input signal edge to pin $\overline{\text{NMI}}$. This interrupt is detected by either rising edge sensing or falling edge sensing, depending on the setting of bit NMIEG in IEGR1. NMI is the highest-priority interrupt, and can always be accepted without depending on the I bit value in CCR.

IRQ3 to IRQ0 Interrupts

IRQ3 to IRQ0 interrupts are requested by input signals to pins $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$. These four interrupts are given different vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG3 to IEG0 in IEGR1. When pins $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$ are designated for interrupt input in PMR1 and the designated signal edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.

6.1.4 Module Standby Control Register 2 (MSTCR2)

MSTCR2 allows the on-chip peripheral modules to enter a standby state in module units.

| Bit | Bit Name | Initial Value | R/W | Description |
|------|----------|---------------|-----|---|
| 7 | MSTS3_2 | 0 | R/W | SCI3_2 Module Standby SCI3_2 enters standby mode when this bit is set to 1 |
| 6, 5 | — | All 0 | — | Reserved These bits are always read as 0. |
| 4 | MSTTB1 | 0 | R/W | Timer B1 Module Standby Timer B1 enters standby mode when this bit is set to 1 |
| 3, 2 | — | All 0 | — | Reserved These bits are always read as 0. |
| 1 | MSTTZ | 0 | R/W | Timer Z Module Standby Timer Z enters standby mode when this bit is set to 1 |
| 0 | MSTPWM | 0 | R/W | PWM Module Standby PWM enters standby mode when this bit is set to 1 |

6.2 Mode Transitions and States of LSI

Figure 6.1 shows the possible transitions among these operating modes. A transition is made from the program execution state to the program halt state by executing a SLEEP instruction. Interrupts allow for returning from the program halt state to the program execution state. A direct transition between active mode and subactive mode, which are both program execution states, can be made without halting the program. The operating frequency can also be changed in the same modes by making a transition directly from active mode to active mode, and from subactive mode to subactive mode. $\overline{\text{RES}}$ input enables transitions from a mode to the reset state. Table 6.2 shows the transition conditions of each mode after the SLEEP instruction is executed and a mode to return by an interrupt. Table 6.3 shows the internal states of the LSI in each mode.

7.2 Register Descriptions

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 7.4, Flash Memory Programming/Erasing.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|---|
| 7 | — | 0 | — | Reserved This bit is always read as 0. |
| 6 | SWE | 0 | R/W | Software Write Enable When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits cannot be set. |
| 5 | ESU | 0 | R/W | Erase Setup When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the E bit to 1 in FLMCR1. |
| 4 | PSU | 0 | R/W | Program Setup When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1. |
| 3 | EV | 0 | R/W | Erase-Verify When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled. |

9.2.4 Pin Functions

The correspondence between the register specification and the port functions is shown below.

P24 pin

| Register | PCR2 | |
|---------------|-------|----------------|
| Bit Name | PCR24 | Pin Function |
| Setting Value | 0 | P24 input pin |
| | 1 | P24 output pin |

P23 pin

| Register | PCR2 | |
|---------------|-------|----------------|
| Bit Name | PCR23 | Pin Function |
| Setting Value | 0 | P23 input pin |
| | 1 | P23 output pin |

P22/TXD pin

| Register | PMR1 | PCR2 | |
|---------------|------|-------|----------------|
| Bit Name | TXD | PCR22 | Pin Function |
| Setting Value | 0 | 0 | P22 input pin |
| | | 1 | P22 output pin |
| | 1 | X | TXD output pin |

Legend: X: Don't care.

P21/RXD pin

| Register | SCR3 | PCR2 | |
|---------------|------|-------|----------------|
| Bit Name | RE | PCR21 | Pin Function |
| Setting Value | 0 | 0 | P21 input pin |
| | | 1 | P21 output pin |
| | 1 | X | RXD input pin |

Legend: X: Don't care.

Section 10 Realtime Clock (RTC)

The realtime clock (RTC) is a timer used to count time ranging from a second to a week. Figure 10.1 shows the block diagram of the RTC.

10.1 Features

- Counts seconds, minutes, hours, and day-of-week
- Start/stop function
- Reset function
- Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD codes
- Periodic (seconds, minutes, hours, days, and weeks) interrupts
- 8-bit free running counter
- Selection of clock source

When the counter is incremented or decremented, the IMFA flag of channel 0 is set to 1, and when the register is underflowed, the UDF flag of channel 0 is set to 1. After buffer operation has been designated for BR, BR is transferred to GR when the counter is incremented by compare match A0 or when TCNT_1 is underflowed. If the ϕ or $\phi/2$ clock is selected by TPSC2 to TPSC0 bits, the OVF flag is not set to 1 at the timing that the counter value changes from H'FFFF to H'0000. If the $\phi/4$ or $\phi/8$ clock is selected by TPSC2 to TPSC0 bits, the OVF flag is set to 1.

3. Setting GR Value in Complementary PWM Mode: To set the general register (GR) or modify GR during operation in complementary PWM mode, refer to the following notes.

A. Initial value

- a. When other than $TPSC2 = TPSC1 = TPSC0 = 0$, the GRA_0 value must be equal to H'FFFC or less. When $TPSC2 = TPSC1 = TPSC0 = 0$, the GRA_0 value can be set to H'FFFF or less.
- b. H'0000 to $T - 1$ (T: Initial value of TCNT0) must not be set for the initial value.
- c. $GRA_0 - (T - 1)$ or more must not be set for the initial value.
- d. When using buffer operation, the same values must be set in the buffer registers and corresponding general registers.

B. Modifying the setting value

- a. Writing to GR directly must be performed while the TCNT_1 and TCNT_0 values should satisfy the following expression: $H'0000 \leq TCNT_1 < \text{previous GR value}$, and $\text{previous GR value} < TCNT_0 \leq GRA_0$. Otherwise, a waveform is not output correctly. For details on outputting a waveform with a duty cycle of 0% and 100%, see C., Outputting a waveform with a duty cycle of 0% and 100%.
- b. Do not write the following values to GR directly. When writing the values, a waveform is not output correctly.
 $H'0000 \leq GR \leq T - 1$ and $GRA_0 - (T - 1) \leq GR < GRA_0$ when $TPSC2 = TPSC1 = TPSC0 = 0$
 $H'0000 < GR \leq T - 1$ and $GRA_0 - (T - 1) \leq GR < GRA_0 + 1$ when $TPSC2 = TPSC1 = TPSC0 = 0$
- c. Do not change settings of GRA_0 during operation.

C. Outputting a waveform with a duty cycle of 0% and 100%

- a. Buffer operation is not used and $TPSC2 = TPSC1 = TPSC0 = 0$
 Write H'0000 or a value equal to or more than the GRA_0 value to GR directly at the timing shown below.
 - To output a 0%-duty cycle waveform, write a value equal to or more than the GRA_0 value while $H'0000 \leq TCNT_1 < \text{previous GR value}$
 - To output a 100%-duty cycle waveform, write H'0000 while $\text{previous GR value} < TCNT_0 \leq GRA_0$

5. **Contention between GR Read and Input Capture:** If an input capture signal is generated in the T_1 state of a GR read cycle, the data that is read will be transferred before input capture transfer. Figure 13.56 shows the timing in this case.




Figure 13.56 Contention between GR Read and Input Capture

17.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | TIE | 0 | R/W | <p>Transmit Interrupt Enable</p> <p>When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt (TXI).</p> <p>0: Transmit data empty interrupt request (TXI) is disabled.</p> <p>1: Transmit data empty interrupt request (TXI) is enabled.</p> |
| 6 | TEIE | 0 | R/W | <p>Transmit End Interrupt Enable</p> <p>This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.</p> <p>0: Transmit end interrupt request (TEI) is disabled.</p> <p>1: Transmit end interrupt request (TEI) is enabled.</p> |
| 5 | RIE | 0 | R/W | <p>Receive Interrupt Enable</p> <p>This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.</p> <p>0: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.</p> <p>1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.</p> |
| 4 | NAKIE | 0 | R/W | <p>NACK Receive Interrupt Enable</p> <p>This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.</p> <p>0: NACK receive interrupt request (NAKI) is disabled.</p> <p>1: NACK receive interrupt request (NAKI) is enabled.</p> |

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|---|
| 4 | NACKF | 0 | R/W | <p>No Acknowledge Detection Flag</p> <p>[Setting condition]</p> <ul style="list-style-type: none">When no acknowledge is detected from the receive device in transmission while the ACKF bit in ICIER is 1 <p>[Clearing condition]</p> <ul style="list-style-type: none">When 0 is written in NACKF after reading NACKF = 1 |
| 3 | STOP | 0 | R/W | <p>Stop Condition Detection Flag</p> <p>[Setting Conditions]</p> <ul style="list-style-type: none">In master mode, when a stop condition is detected after frame transferIn slave mode, when a stop condition is detected after the general call address or the first byte slave address, next to detection of start condition, accords with the address set in SAR <p>[Clearing Condition]</p> <ul style="list-style-type: none">When 0 is written in STOP after reading STOP = 1 |




Figure 17.7 Master Receive Mode Operation Timing (1)

3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.
4. The last byte data is read by reading ICDRR.




Figure 17.11 Slave Receive Mode Operation Timing (1)




Figure 17.12 Slave Receive Mode Operation Timing (2)

18.2 Input/Output Pins

Table 18.1 summarizes the input pins used by the A/D converter. The 8 analog input pins are divided into two groups; analog input pins 0 to 3 (AN0 to AN3) comprising group 0, analog input pins 4 to 7 (AN4 to AN7) comprising group 1. The AVcc pin is the power supply pin for the analog block in the A/D converter.

Table 18.1 Pin Configuration

| Pin Name | Abbreviation | I/O | Function |
|--------------------------------|------------------|-------|--|
| Analog power supply pin | AV _{cc} | Input | Analog block power supply |
| Analog input pin 0 | AN0 | Input | Group 0 analog input |
| Analog input pin 1 | AN1 | Input | |
| Analog input pin 2 | AN2 | Input | |
| Analog input pin 3 | AN3 | Input | |
| Analog input pin 4 | AN4 | Input | Group 1 analog input |
| Analog input pin 5 | AN5 | Input | |
| Analog input pin 6 | AN6 | Input | |
| Analog input pin 7 | AN7 | Input | |
| A/D external trigger input pin | ADTRG | Input | External trigger input for starting A/D conversion |

23.3.3 AC Characteristics

Table 23.13 AC Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise indicated.

| Item | Symbol | Applicable Pins | Test Condition | Values | | | Unit | Reference Figure |
|--|--------------|-----------------|---------------------------|--------|--------|------|---------------------------|------------------|
| | | | | Min | Typ | Max | | |
| System clock oscillation frequency | f_{OSC} | OSC1, OSC2 | $V_{CC} = 4.0$ to 5.5 V | 2.0 | — | 20.0 | MHz | * ¹ |
| | | | | 2.0 | | 10.0 | | |
| System clock (ϕ) cycle time | t_{cyc} | | | 1 | — | 64 | t_{OSC} | * ² |
| | | | | — | — | 12.8 | μs | |
| Subclock oscillation frequency | f_W | X1, X2 | | — | 32.768 | — | kHz | |
| Watch clock (ϕ_W) cycle time | t_W | X1, X2 | | — | 30.5 | — | μs | |
| Subclock (ϕ_{SUB}) cycle time | t_{subcyc} | | | 2 | — | 8 | t_W | * ² |
| Instruction cycle time | | | | 2 | — | — | t_{cyc} t_{subcyc} | |
| Oscillation stabilization time (crystal resonator) | t_{rc} | OSC1, OSC2 | | — | — | 10.0 | ms | |
| Oscillation stabilization time (ceramic resonator) | t_{rc} | OSC1, OSC2 | | — | — | 5.0 | ms | |
| Oscillation stabilization time | t_{rcx} | X1, X2 | | — | — | 2.0 | s | |
| External clock high width | t_{CPH} | OSC1 | $V_{CC} = 4.0$ to 5.5 V | 20.0 | — | — | ns | Figure 23.1 |
| | | | | 40.0 | — | — | | |
| External clock low width | t_{CPL} | OSC1 | $V_{CC} = 4.0$ to 5.5 V | 20.0 | — | — | ns | |
| | | | | 40.0 | — | — | | |
| External clock rise time | t_{CPr} | OSC1 | $V_{CC} = 4.0$ to 5.5 V | — | — | 10.0 | ns | |
| | | | | — | — | 15.0 | | |
| External clock fall time | t_{CPf} | OSC1 | $V_{CC} = 4.0$ to 5.5 V | — | — | 10.0 | ns | |
| | | | | — | — | 15.0 | | |

23.3.8 Power-On Reset Circuit Characteristics (Optional)


Table 23.20 Power-On Reset Circuit Characteristics

$V_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise indicated.

| Item | Symbol | Test Condition | Values | | | Unit |
|---|------------------|----------------|--------|-----|-----|------------------|
| | | | Min | Typ | Max | |
| Pull-up resistance of $\overline{\text{RES}}$ pin | R_{RES} | | 100 | 150 | — | $\text{k}\Omega$ |
| Power-on reset start voltage* | V_{por} | | — | — | 100 | mV |

Note: * The power-supply voltage (V_{CC}) must fall below $V_{\text{por}} = 100\text{ mV}$ and then rise after charge of the $\overline{\text{RES}}$ pin is removed completely. In order to remove charge of the $\overline{\text{RES}}$ pin, it is recommended that the diode be placed in the V_{CC} side. If the power-supply voltage (V_{CC}) rises from the point over 100 mV , a power-on reset may not occur.

23.4 Operation Timing


Figure 23.1 System Clock Input Timing

| Mnemonic | | Operand Size | Addressing Mode and Instruction Length (bytes) | | | | | | | | Operation | Condition Code | | | | | | No. of States ^{*1} | |
|----------|--------------------|--------------|--|----|------|-----------|-------------|-----|----------|-----------------------------|-----------|----------------|---|---|---|---|---|-----------------------------|--------|
| | | | | | | | | | | | | | | | | | | | |
| | | | #xx | Rn | @ERn | @(d, ERn) | @-ERn/@ERn+ | @aa | @(d, PC) | @aa | | I | I | H | N | Z | V | C | Normal |
| BLD | BLD #xx:3, @ERd | B | | 4 | | | | | | (#xx:3 of @ERd) → C | — | — | — | — | — | ↕ | 6 | | |
| | BLD #xx:3, @aa:8 | B | | | | | 4 | | | (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BILD | BILD #xx:3, Rd | B | 2 | | | | | | | ¬ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BILD #xx:3, @ERd | B | | 4 | | | | | | ¬ (#xx:3 of @ERd) → C | — | — | — | — | — | ↕ | 6 | | |
| | BILD #xx:3, @aa:8 | B | | | | | 4 | | | ¬ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BST | BST #xx:3, Rd | B | 2 | | | | | | | C → (#xx:3 of Rd8) | — | — | — | — | — | — | 2 | | |
| | BST #xx:3, @ERd | B | | 4 | | | | | | C → (#xx:3 of @ERd24) | — | — | — | — | — | — | 8 | | |
| | BST #xx:3, @aa:8 | B | | | | | 4 | | | C → (#xx:3 of @aa:8) | — | — | — | — | — | — | 8 | | |
| BIST | BIST #xx:3, Rd | B | 2 | | | | | | | ¬ C → (#xx:3 of Rd8) | — | — | — | — | — | — | 2 | | |
| | BIST #xx:3, @ERd | B | | 4 | | | | | | ¬ C → (#xx:3 of @ERd24) | — | — | — | — | — | — | 8 | | |
| | BIST #xx:3, @aa:8 | B | | | | | 4 | | | ¬ C → (#xx:3 of @aa:8) | — | — | — | — | — | — | 8 | | |
| BAND | BAND #xx:3, Rd | B | 2 | | | | | | | C ∧ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BAND #xx:3, @ERd | B | | 4 | | | | | | C ∧ (#xx:3 of @ERd24) → C | — | — | — | — | — | ↕ | 6 | | |
| | BAND #xx:3, @aa:8 | B | | | | | 4 | | | C ∧ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BIAND | BIAND #xx:3, Rd | B | 2 | | | | | | | C ∧ ¬ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BIAND #xx:3, @ERd | B | | 4 | | | | | | C ∧ ¬ (#xx:3 of @ERd24) → C | — | — | — | — | — | ↕ | 6 | | |
| | BIAND #xx:3, @aa:8 | B | | | | | 4 | | | C ∧ ¬ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BOR | BOR #xx:3, Rd | B | 2 | | | | | | | C ∨ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BOR #xx:3, @ERd | B | | 4 | | | | | | C ∨ (#xx:3 of @ERd24) → C | — | — | — | — | — | ↕ | 6 | | |
| | BOR #xx:3, @aa:8 | B | | | | | 4 | | | C ∨ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BIOR | BIOR #xx:3, Rd | B | 2 | | | | | | | C ∨ ¬ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BIOR #xx:3, @ERd | B | | 4 | | | | | | C ∨ ¬ (#xx:3 of @ERd24) → C | — | — | — | — | — | ↕ | 6 | | |
| | BIOR #xx:3, @aa:8 | B | | | | | 4 | | | C ∨ ¬ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BXOR | BXOR #xx:3, Rd | B | 2 | | | | | | | C ⊕ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BXOR #xx:3, @ERd | B | | 4 | | | | | | C ⊕ (#xx:3 of @ERd24) → C | — | — | — | — | — | ↕ | 6 | | |
| | BXOR #xx:3, @aa:8 | B | | | | | 4 | | | C ⊕ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |
| BIXOR | BIXOR #xx:3, Rd | B | 2 | | | | | | | C ⊕ ¬ (#xx:3 of Rd8) → C | — | — | — | — | — | ↕ | 2 | | |
| | BIXOR #xx:3, @ERd | B | | 4 | | | | | | C ⊕ ¬ (#xx:3 of @ERd24) → C | — | — | — | — | — | ↕ | 6 | | |
| | BIXOR #xx:3, @aa:8 | B | | | | | 4 | | | C ⊕ ¬ (#xx:3 of @aa:8) → C | — | — | — | — | — | ↕ | 6 | | |