



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	H8S/2000
Core Size	16-Bit
Speed	34MHz
Connectivity	I ² C, IrDA, SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	96
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 6x8b
Oscillator Type	External
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2371vlp34v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	2.7.9 Effective Address Calculation	66
2.8	Processing States	68
2.9	Usage Note	69
	2.9.1 Note on Bit Manipulation Instructions	69
Secti	on 3 MCU Operating Modes	71
3.1	Operating Mode Selection	71
3.2	Register Descriptions	72
	3.2.1 Mode Control Register (MDCR)	
	3.2.2 System Control Register (SYSCR)	
3.3	Operating Mode Descriptions	
	3.3.1 Mode 1	
	3.3.2 Mode 2	
	3.3.3 Mode 3	
	3.3.4 Mode 4	
	3.3.5 Mode 5	
	3.3.6 Mode 7	
	3.3.7 Pin Functions	
3.4	Memory Map in Each Operating Mode	78
Secti	on 4 Exception Handling	93
4.1	Exception Handling Types and Priority	93
4.2	Exception Sources and Exception Vector Table	
4.3	Reset	
	4.3.1 Reset Exception Handling	95
	4.3.2 Interrupts after Reset	
	4.3.3 On-Chip Peripheral Functions after Reset Release	
4.4	Trace Exception Handling	
4.5	Interrupt Exception Handling	
4.6	Trap Instruction Exception Handling	
4.7	Stack Status after Exception Handling 1	
4.8	Usage Note 1	.01
Secti	on 5 Interrupt Controller	03
5.1	Features 1	.03
5.2	Input/Output Pins 1	05
5.3	Register Descriptions 1	
	5.3.1 Interrupt Control Register (INTCR) 1	.06
	5.3.2 Interrupt Priority Registers A to K (IPRA to IPRK) 1	.06
	5.3.3 IRQ Enable Register (IER) 1	.08
	5.3.4 IRQ Sense Control Registers H and L (ISCRH, ISCRL) 1	10

Rev.7.00 Mar. 18, 2009 page xxiv of Ixvi REJ09B0109-0700

Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
Absolute address		
@aa:8		31 24 23 8 7 0
op abs		Don't care H'FFFF
@22:16		
		31 24 23 16 15 0 Don't care Sign extension
@aa:24		<u>31 24 23 0</u>
op abs		Don't care
		_
@aa:32		
ор		31 24 23 0
abs		Don't care
		<u> </u>
Immediate		
#xx:8/#xx:16/#xx:32		Operand is immediate data.
op IMM		
op disp	23 0	
	extension disp	<u>31 24 23 0</u>
	Ť	Don't care
Normal mode*		
op abs		
		31 24 23 16 15 0 Don't care H'00 Image: H'00
	- Wennory contents	
Advanced mode		
	31 87 0	
op abs	H'000000 abs	<u>31 24 23 0</u>
	310	Don't care
	Memory contents	
	Absolute address @aa:8 op abs @aa:16	Absolute address @aa:8 op abs @aa:16

Note: * For this LSI, normal mode is not available.

ABWCR	ASTCR	W	FCRA, W	TCRB	Bus Speci	fications (Ba	sic Bus Interface)
ABWn	ASTn	Wn2	Wn1	Wn0	Bus Width	Access States	Program Wait States
0	0	_	_		16	2	0
	1	0	0	0	_	3	0
				1	-		1
			1	0	-		2
				1	-		3
		1	0	0	-		4
				1	_		5
			1	0	_		6
				1	-		7
1	0	_	_	—	8	2	0
	1	0	0	0	_	3	0
				1	_		1
			1	0	_		2
				1	_		3
		1	0	0	_		4
				1	_		5
			1	0	-		6
				1	_		7

 Table 6.2
 Bus Specifications for Each Area (Basic Bus Interface)

(n = 0 to 7)

Read Strobe Timing: RDNCR can be used to select either of two negation timings (at the end of the read cycle or one half-state before the end of the read cycle) for the read strobe ($\overline{\text{RD}}$) used in the basic bus interface space.

Chip Select (\overline{CS}) **Assertion Period Extension States:** Some external I/O devices require a setup time and hold time between address and \overline{CS} signals and strobe signals such as \overline{RD} , \overline{HWR} , and \overline{LWR} . CSACR can be used to insert states in which only the \overline{CS} , \overline{AS} , and address signals are asserted before and after a basic bus space access cycle.

Renesas

• Normal space access after DRAM space write access While the ICIS2 bit is set to 1 in BCR and a normal space read access occurs after DRAM space write access, idle cycle is inserted in the first read cycle. The number of states of the idle cycle to be inserted is in accordance with the setting of the IDLC bit. It does not depend on the DRMI bit in DRACCR. Figure 6.78 shows an example of idle cycle operation when the ICIS2 bit is set to 1.




Figure 6.78 Example of Idle Cycle Operation after DRAM Write Access (IDLC = 0, ICIS1 = 0, RAST = 0, CAST = 0)

Idle Cycle in Case of Normal Space Access after Continuous Synchronous DRAM Space Access:

Note: In the H8S/2378 Group, the synchronous DRAM interface is not supported.

• Normal space access after a continuous synchronous DRAM space read access While the DRMI bit is cleared to 0 in DRACCR, idle cycle insertion after continuous synchronous DRAM space read access is disabled. Idle cycle insertion after continuous synchronous DRAM space read access can be enabled by setting the DRMI bit to 1. The conditions and number of states of the idle cycle to be inserted are in accordance with the settings of bits ICIS1, ICIS0, and IDLC in RCR. Figure 6.79 shows an example of idle cycle operation when the DRMI bit is set to 1. When the DRMI bit is cleared to 0, an idle cycle is

Renesas

7.3.4 DMA Control Registers (DMACRA and DMACRB)

DMACR controls the operation of each DMAC channel.

The DMA has four DMACR registers: DMACR_0A in channel 0 (channel 0A), DMACR_0B in channel 0 (channel 0B), DMACR_1A in channel 1 (channel 1A), and DMACR_1B in channel 1 (channel 1B).

In short address mode, channels A and B operate independently, and in full address mode, channels A and B operate together. The bit functions in the DMACR registers differ according to the transfer mode.

Short Address Mode:

Bit	Bit Name	Initial Value	R/W	Description
7	DTSZ	0	R/W	Data Transfer Size
				Selects the size of data to be transferred at one time.
				0: Byte-size transfer
				1: Word-size transfer
6	DTID	0	R/W	Data Transfer Increment/Decrement
				Selects incrementing or decrementing of MAR after every data transfer in sequential mode or repeat mode. In idle mode, MAR is neither incremented nor decremented.
				0: MAR is incremented after a data transfer (Initial value)
				• When DTSZ = 0, MAR is incremented by 1
				• When DTSZ = 1, MAR is incremented by 2
				1: MAR is decremented after a data transfer
				• When DTSZ = 0, MAR is decremented by 1
				• When DTSZ = 1, MAR is decremented by 2

• DMACR_0A, DMACR_0B, DMACR_1A, and DMARC_1B

7.7.3 Write Data Buffer Function

When the WDBE bit of BCR in the bus controller is set to 1, enabling the write data buffer function, dual address transfer external write cycles or single address transfers and internal accesses (on-chip memory or internal I/O registers) are executed in parallel.

• Write data buffer function and DMAC register setting

If the setting of a register that controls external accesses is changed during execution of an external access by means of the write data buffer function, the external access may not be performed normally. Registers that control external accesses should only be manipulated when external reads, etc., are used with DMAC operation disabled, and the operation is not performed in parallel with external access.

• Write data buffer function and DMAC operation timing

The DMAC can start its next operation during external access using the write data buffer function. Consequently, the $\overline{\text{DREQ}}$ pin sampling timing, $\overline{\text{TEND}}$ output timing, etc., are different from the case in which the write data buffer function is disabled. Also, internal bus cycles maybe hidden, and not visible.

7.7.4 **TEND** Output

If the last transfer cycle is for an internal address, note that even if low-level output at the $\overline{\text{TEND}}$ pin has been set, a low level may not be output at the $\overline{\text{TEND}}$ pin under the following external bus conditions since the last transfer cycle (internal bus cycle) and the external bus cycle are executed in parallel.

- 1. EXDMAC cycle
- 2. Write cycle with write buffer mode enabled
- 3. DMAC single address cycle for a different channel with write buffer mode enabled
- 4. Bus release cycle
- 5. CBR refresh cycle

Figure 7.41 shows an example in which a low level is not output from the $\overline{\text{TEND}}$ pin in case 2 above.

If the last transfer cycle is an external address cycle, a low level is output at the $\overline{\text{TEND}}$ pin in synchronization with the bus cycle.

9.5 Operation

The DTC stores register information in the on-chip RAM. When activated, the DTC reads register information that is already stored in the on-chip RAM and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to the on-chip RAM. Pre-storage of register information in the on-chip RAM makes it possible to transfer data over any required number of channels. There are three transfer modes: normal mode, repeat mode, and block transfer mode. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation (chain transfer). A setting can also be made to have chain transfer performed only when the transfer counter value is 0. This enables DTC re-setting to be performed by the DTC itself.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Figure 9.5 shows a flowchart of DTC operation, and table 9.3 summarizes the chain transfer conditions (combinations for performing the second and third transfers are omitted).



		*3	*3		Мо	de 7	Input/
Port	Description	Mode 1 ^{***}	Node 1 ^{*3} Mode 2 ^{*3}	Mode 4	EXPE = 1	EXPE = 0	Output Type
	General I/O port	PH3/CS7/	(IRQ7)/OE	/CKE ^{*1}		PH3/(IRQ7)	Only PH2
н	also functioning as interrupt inputs	PH2/CS6/	(IRQ6)			PH2/(IRQ6)	and PH3 are
	and bus control	PH1/CS5/	RAS5/SDR	RAM∳ ^{*1}		PH1/SDRAM ^{*1}	Schmitt-
	I/Os	PH0/CS4/	RAS4/WE*	<1		РНО	triggered inputs when used as the IRQ input

Notes: 1. Not supported by the H8S/2378 0.18 μm F-ZTAT Group, H8S/2377, H8S/2375, and H8S/2373.

- 2. Not supported by the H8S/2375, H8S/2375R, H8S/2373, and H8S/2373R.
- 3. Only modes 1 and 2 are supported on ROM-less versions.

10.1 Port 1

Port 1 is an 8-bit I/O port that also has other functions. The port 1 has the following registers.

- Port 1 data direction register (P1DDR)
- Port 1 data register (P1DR)
- Port 1 register (PORT1)

10.1.1 Port 1 Data Direction Register (P1DDR)

The individual bits of P1DDR specify input or output for the pins of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17DDR	0	W	When a pin function is specified to a general
6	P16DDR	0	W	 purpose I/O, setting this bit to 1 makes the corresponding port 1 pin an output pin, while
5	P15DDR	0	W	clearing this bit to 0 makes the pin an input pin.
4	P14DDR	0	W	
3	P13DDR	0	W	—
2	P12DDR	0	W	—
1	P11DDR	0	W	—
0	P10DDR	0	W	—

10.4.2 Pin Functions

Port 4 also functions as the pins for A/D converter analog input and D/A converter analog output. The correspondence between pins are as follows.

• P47/AN7/DA1*

Pin function	AN7 input
	DA1 output
NL i di NL i	

Note: * Not available for the H8S/2375, H8S/2375R, H8S/2373, and H8S/2373R.

• P46/AN6/DA0*

Pin function	AN6 input
	DA0 output
Nata: * Nata:	

Note: * Not available for the H8S/2375, H8S/2375R, H8S/2373, and H8S/2373R.

• P45/AN5

Pin function	AN5 input
--------------	-----------

• P44/AN4

Pin function	AN4 input

• P43/AN3

Pin function	AN3 input
--------------	-----------

• P42/AN2

Pin function	AN2 input
--------------	-----------

• P41/AN1

Pin function	AN1 input
--------------	-----------

• P40/AN0

Pin function	AN0 input
--------------	-----------

10.9.2 Port A Data Register (PADR)

PADR stores output data for the port A pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PA7DR	0	R/W	Output data for a pin is stored when the pin function
6	PA6DR	0	R/W	is specified to a general purpose I/O.
5	PA5DR	0	R/W	_
4	PA4DR	0	R/W	_
3	PA3DR	0	R/W	_
2	PA2DR	0	R/W	_
1	PA1DR	0	R/W	_
0	PA0DR	0	R/W	_

10.9.3 Port A Register (PORTA)

PORTA shows port A pin states.

PORTA cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
7	PA7	*	R	If a port A read is performed while PADDR bits are
6	PA6	*	R	 set to 1, the PADR values are read. If a port A read is performed while PADDR bits are cleared to 0, the
5	PA5	*	R	pin states are read.
4	PA4	*	R	—
3	PA3	*	R	—
2	PA2	*	R	—
1	PA1	*	R	—
0	PA0	*	R	_

Note: * Determined by the states of pins PA7 to PA0.

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
8	1.3333	1333333.3	20	3.3333	3333333.3
10	1.6667	1666666.7	25	4.1667	4166666.7
12	2.0000	2000000.0	30	5.0000	500000.0
14	2.3333	2333333.3	33	5.5000	5500000.0
16	2.6667	2666666.7	34 ^{*1}	5.6667	5666666.7
18	3.0000	300000.0	35 ^{*2}	5.8336	5833625.0

Table 15.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

Notes: 1. Supported on the H8S/2378 0.18μm F-ZTAT Group and H8S/2378R 0.18μm F-ZTAT Group only.

2. Supported on the H8S/2378 only.

Table 15.8Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode)
(when n = 0 and S = 372)

					Opera	ating Free	queno	су ф (MI	Hz)			
		10.00			10.7136		13.00			14.2848		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
9600	0	1	30.00	0	1	25.00	0	1	8.99	0	1	0.00

					Opera	ating Free	quene	су ф (MI	Hz)				
		16.00			18.00			20.00			25.00		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
9600	0	1	12.01	0	2	15.99	0	2	6.66	0	3	12.49	

					Opera	ating Fre	quenc	су ф (М	Hz)				
		30.00			33.00			34.00 ^{*1}			35.00 ^{*2}		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
9600	0	3	5.01	0	4	7.59	0	4	4.79	0	4	1.99	

Notes: 1. Supported on the H8S/2378 0.18μm F-ZTAT Group and H8S/2378R 0.18μm F-ZTAT Group only.

2. Supported on the H8S/2378 only.




Figure 15.13 Sample Multiprocessor Serial Reception Flowchart (2)

15.7.6 Data Transmission (Except for Block Transfer Mode)

As data transmission in Smart Card interface mode involves error signal sampling and retransmission processing, the operations are different from those in normal serial communication interface mode (except for block transfer mode). Figure 15.26 illustrates the retransfer operation when the SCI is in transmit mode.

- 1. If an error signal is sampled from the receiving end after transmission of one frame is completed, the ERS bit in SSR is set to 1. If the RIE bit in SCR is set at this time, an ERI interrupt request is generated. The ERS bit in SSR should be cleared to 0 before the next parity bit is sampled.
- 2. The TEND bit in SSR is not set for a frame for which an error signal is received. Data is retransferred from TDR to TSR, and retransmitted automatically.
- 3. If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set.
- 4. Transmission of one frame, including a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE bit in SCR is set at this time, a TXI interrupt request is generated. Writing transmit data to TDR transfers the next transmit data.

Figure 15.28 shows a flowchart for transmission. The sequence of transmit operations can be performed automatically by specifying the DTC or DMAC to be activated with a TXI interrupt source. In a transmit operation, the TDRE flag is also set to 1 at the same time as the TEND flag in SSR, and a TXI interrupt will be generated if the TIE bit in SCR has been set to 1. If the TXI request is designated beforehand as a DTC or DMAC activation source, the DTC or DMAC will be activated by the TXI request, and transfer of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared to 0 when data transfer is performed by the DTC or DMAC. In the event of an error, the SCI retransmits the same data automatically. During this period, the TEND flag remains cleared to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC will automatically transmit the specified number of bytes in the event of an error, including retransmission. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.

When performing transfer using the DTC or DMAC, it is essential to set and enable the DTC or DMAC before carrying out SCI setting. For details on the DTC or DMAC setting procedures, refer to section 9, Data Transfer Controller (DTC) or section 7, DMA Controller (DMAC).

Renesas

15.10.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

15.10.5 Relation between Writes to TDR and the TDRE Flag

The TDRE flag in SSR is a status flag that indicates that transmit data has been transferred from TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data to TDR.

15.10.6 Restrictions on Use of DMAC or DTC

- When an external clock source is used as the serial clock, the transmit clock should not be input until at least 5 φ clock cycles after TDR is updated by the DMAC or DTC. Misoperation may occur if the transmit clock is input within 4 φ clocks after TDR is updated. (Figure 15.35)
- When RDR is read by the DMAC or DTC, be sure to set the activation source to the relevant SCI receive-data-full interrupt (RXI).




Figure 15.35 Example of Synchronous Transmission Using DTC

21.3.2 Programming/Erasing Interface Parameter

The programming/erasing interface parameter specifies the operating frequency, storage place for program data, programming destination address, and erase block and exchanges the processing result for the downloaded on-chip program. This parameter uses the general registers of the CPU (ER0 and ER1) or the on-chip RAM area. The initial value is undefined at a power-on reset or in hardware standby mode.

When download, initialization, or on-chip program is executed, registers of the CPU except for ER0 and ER1 are stored. The return value of the processing result is written in ER0, ER1. Since the stack area is used for storing the registers except for ER0, ER1, the stack area must be saved at the processing start. (A maximum size of a stack area to be used is 128 bytes.)

The programming/erasing interface parameter is used in the following four items.

- 1. Download control
- 2. Initialization before programming or erasing
- 3. Programming
- 4. Erasing

These items use different parameters. The correspondence table is shown in table 21.4. The meaning of the bits in FPFR varies in each processing program: initialization, programming, or erasure. For details, see descriptions of FPFR for each process.

(2) Control Signal Timing

Table 26.32 Control Signal Timing

Conditions: $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to 34 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)


Item	Symbol	Min.	Max.	Unit	Test Conditions
RES setup time	t _{RESS}	200	_	ns	Figure 26.5
RES pulse width	t _{RESW}	20	—	t _{cyc}	_
NMI setup time	t _{NMIS}	150	_	ns	Figure 26.6
NMI hold time	t _{NMIH}	10	—	_	
NMI pulse width (in recovery from software standby mode)	t _{NMIW}	200	_	_	
IRQ setup time	t _{IRQS}	150	_	ns	_
IRQ hold time	t _{IRQH}	10	_		
IRQ pulse width (in recovery from software standby mode)	t _{IRQW}	200			



D. Bus State during Execution of Instructions

Table D.1 shows the execution state of each instruction in this LSI.

[Explanation of Table Contents:]



[Legend:]

R:B	Reading in bytes
R:W	Reading in words
W:B	Writing in bytes
W:W	Writing in words
:M	Bus mastership cannot be handed over immediately after this cycle
2nd	Address of second word (3rd and 4th bytes)
3rd	Address of third word (5th and 6th bytes)
4th	Address of fourth word (7th and 8th bytes)
5th	Address of fifth word (9th and 10th bytes)
NEXT	Start address of instruction immediately following the instruction being executed
EA	Effective address
VEC	Vector address

Figure D.1 shows the timing of the address bus, $\overline{\text{RD}}$, $\overline{\text{HWR}}$, and $\overline{\text{LWR}}$ during execution of the sample instruction above (example in "Explanation of Table Contents") with an 8-bit bus, 3-state access, and no wait.

Table D.1 Execution State of Instructions

Instruction	1	2	3	4	5	6	7	8	9
ADD.B #xx:8,Rd	R:W NEXT								
ADD.B Rs,Rd	R:W NEXT								
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT							
ADD.W Rs,Rd	R:W NEXT								
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
ADD.L ERs,ERd	R:W NEXT								
ADDS #1/2/4,ERd	R:W NEXT								
ADDX #xx:8,Rd	R:W NEXT								
ADDX Rs,Rd	R:W NEXT								
AND.B #xx:8,Rd	R:W NEXT								
AND.B Rs,Rd	R:W NEXT								
AND.W #xx:16,Rd	R:W 2nd	R:W: NEXT							
AND.W Rs,Rd	R:W NEXT								
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
AND.L ERs,ERd	R:W 2nd	R:W NEXT							
ANDC #xx:8,CCR	R:W NEXT								
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT							
BAND #xx:3,Rd	R:W NEXT								
BAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						



Instruction		1	2	3	4	5	6	7	8	9
STM.L (ERn- ERn+3), @-SP ^{*8}		R:W 2nd	R:W NEXT	1 state of internal operation	W:W:M Stack (H)	W:W Stack (L) *2				
STMAC MACH,ERd		R:W NEXT								
STMAC MACL,ERd		R:W NEXT								
SUB.B Rs,Rd		R:W NEXT								
SUB.W #xx:16,Rd		R:W 2nd	R:W NEXT							
SUB.W Rs,Rd		R:W NEXT								
SUB.L #xx:32,ERd		R:W 2nd	R:W 3rd	R:W NEXT						
SUB.L ERs,ERd		R:W NEXT								
SUBS #1/2/4,ERd		R:W NEXT								
SUBX #xx:8,Rd		R:W NEXT								
SUBX Rs,Rd		R:W NEXT								
TAS @ERd ^{*7}		R:W 2nd	R:W NEXT	R:B:M EA	W:B EA					
TRAPA #x:2	Advanced	R:W NEXT	1 state of internal operation	W:W Stack (L)	W:W Stack (H)	W:W Stack (EXR)	R:W:M VEC	R:W VEC+2	1 state of internal operation	R:W *6
XOR.B #	¢xx8,Rd	R:W NEXT								
XOR.B Rs,Rd		R:W NEXT								
XOR.W #xx:16,Rd		R:W 2nd	R:W NEXT							
XOR.W Rs,Rd		R:W NEXT								
XOR.L #xx:32,ERd		R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L ERs,ERd		R:W 2nd	R:W NEXT							



H8S/2378, H8S/2378R Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0109-0700