

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	H8S/2000
Core Size	16-Bit
Speed	33MHz
Connectivity	I ² C, IrDA, SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	96
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 6x8b
Oscillator Type	External
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2377vfq33v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.3.3 Wait Control Registers AH, AL, BH, and BL (WTCRAH, WTCRAL, WTCRBH, and WTCRBL)

WTCRA and WTCRB select the number of program wait states for each area in the external address space.

In addition, CAS latency is set when a synchronous DRAM is connected.

• WTCRAH

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0 and cannot be modified.
14	W72	1	R/W	Area 7 Wait Control 2 to 0
13 12	W71 W70	1 1	R/W R/W	These bits select the number of program wait states when accessing area 7 while AST7 bit in ASTCR = 1.
				000: Program wait not inserted
				001: 1 program wait state inserted
				010: 2 program wait states inserted
				011: 3 program wait states inserted
				100: 4 program wait states inserted
				101: 5 program wait states inserted
				110: 6 program wait states inserted
				111: 7 program wait states inserted
11	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.

• RAS Up Mode

To select RAS up mode, clear the RCDM bit to 0 in DRAMCR. Each time access to DRAM space is interrupted and another space is accessed, the \overline{RAS} signal goes high again. Burst operation is only performed if DRAM space is continuous. Figure 6.33 shows an example of the timing in RAS up mode.





	Fun	ction	_			
Register	DTDIR = 0	DTDIR = 1	Initial Setting	Operation		
23 0	Source address register	Destination address register	Start address of transfer destination or transfer source	Fixed		
23 15 0 H'FF IOAR	Destination address register	Source address register	Start address of transfer source or transfer destination	Fixed		
15 0 ETCR	Transfer co	unter	Number of transfers	Decremented every transfer; transfer ends when count reaches H'0000		

Table 7.6 Register Functions in Idle Mode

MAR specifies the start address of the transfer source or transfer destination as 24 bits. MAR is neither incremented nor decremented by a data transfer. IOAR specifies the lower 16 bits of the other address. The upper 8 bits of IOAR have a value of H'FF.

Figure 7.5 illustrates operation in idle mode.



Figure 7.5 Operation in Idle Mode

The number of transfers is specified as 16 bits in ETCR. ETCR is decremented by 1 each time a transfer is executed, and when its value reaches H'0000, the DTE bit is cleared and data transfer ends. If the DTIE bit is set to 1 at this time, an interrupt request is sent to the CPU or DTC. The maximum number of transfers, when H'0000 is set in ETCR, is 65,536.

Transfer requests (activation sources) consist of A/D converter conversion end interrupts, external requests, SCI transmission complete and reception complete interrupts, and TPU channel 0 to 5 compare match/input capture A interrupts. External requests can only be specified for channel B.

Figure 7.6 shows an example of the setting procedure for idle mode.

Renesas

7.5.14 DMAC and NMI Interrupts

When an NMI interrupt is requested, burst mode transfer in full address mode is interrupted. An NMI interrupt does not affect the operation of the DMAC in other modes.

In full address mode, transfer is enabled for a channel when both the DTE bit and DTME bit are set to 1. With burst mode setting, the DTME bit is cleared when an NMI interrupt is requested.

If the DTME bit is cleared during burst mode transfer, the DMAC discontinues transfer on completion of the 1-byte or 1-word transfer in progress, then releases the bus, which passes to the CPU.

The channel on which transfer was interrupted can be restarted by setting the DTME bit to 1 again. Figure 7.35 shows the procedure for continuing transfer when it has been interrupted by an NMI interrupt on a channel designated for burst mode transfer.



Figure 7.35 Example of Procedure for Continuing Transfer on Channel Interrupted by NMI Interrupt

8.4.3 DMA Transfer Requests

Auto Request Mode: In auto request mode, transfer request signals are automatically generated within the EXDMAC in cases where a transfer request signal is not issued from outside, such as in transfer between two memories, or between a peripheral module that is not capable of generating transfer requests and memory. In auto request mode, transfer is started when the EDA bit is set to 1 in EDMDR.

In auto request mode, either cycle steal mode or burst mode can be selected as the bus mode. Block transfer mode cannot be used.

External Request Mode: In external request mode, transfer is started by a transfer request signal $(\overline{\text{EDREQ}})$ from a device external to this LSI. DMA transfer is started when $\overline{\text{EDREQ}}$ is input while DMA transfer is enabled (EDA = 1).

The transfer request source need not be the data transfer source or data transfer destination.

The transfer request signal is accepted via the $\overline{\text{EDREQ}}$ pin. Either falling edge sensing or low level sensing can be selected for the $\overline{\text{EDREQ}}$ pin by means of the EDREQS bit in EDMDR (low level sensing when EDREQS = 0, falling edge sensing when EDREQS = 1).

Setting the EDRAKE bit to 1 in EDMDR enables a signal confirming transfer request acceptance to be output from the $\overline{\text{EDRAK}}$ pin. The $\overline{\text{EDRAK}}$ signal is output when acceptance and transfer processing has been started in response to a single external request. The $\overline{\text{EDRAK}}$ signal enables the external device to determine the timing of $\overline{\text{EDREQ}}$ signal negation, and makes it possible to provide handshaking between the transfer request source and the EXDMAC.

In external request mode, block transfer mode can be used instead of burst mode. Block transfer mode allows continuous execution (burst operation) of the specified number of transfers (the block size) in response to a single transfer request. In block transfer mode, the EDRAK signal is output only once for a one-block transfer, since the transfer request via the EDREQ pin is for a block unit.

8.4.4 Bus Modes

There are two bus modes: cycle steal mode and burst mode. When the activation source is an auto request, either cycle steal mode or burst mode can be selected. When the activation source is an external request, cycle steal mode is used.

Cycle Steal Mode: In cycle steal mode, the EXDMAC releases the bus at the end of each transfer of a transfer unit (byte, word, or block). If there is a subsequent transfer request, the EXDMAC

Renesas

The source address repeat area is specified by bits SARA4 to SARA0 in EDACR, and the destination address repeat area by bits DARA4 to DARA0 in EDACR. The size of each repeat area can be specified independently.

When the address register value is the last address in the repeat area and repeat area overflow occurs, DMA transfer can be temporarily halted and an interrupt request sent to the CPU. If the SARIE bit in EDACR is set to 1, when the source address register overflows the repeat area, the IRF bit is set to 1 and the EDA bit cleared to 0 in EDMDR, and transfer is terminated. If EDIE = 1 in EDMDR, an interrupt is requested. If the DARIE bit in EDACR is set to 1, the above applies to the destination address register.

If the EDA bit in EDMDR is set to 1 during interrupt generation, transfer is resumed. Figure 8.9 illustrates the operation of the repeat area function.



Figure 8.9 Example of Repeat Area Function Operation

Caution is required when the repeat area overflow interrupt function is used together with block transfer mode. If transfer is always terminated when repeat area overflow occurs in block transfer

• P10/PO8/TIOCA0

The pin function is switched as shown below according to the combination of the TPU channel 0 settings (by bits MD3 to MD0 in TMDR_0, bits IOA3 to IOA0 in TIORH_0, and bits CCLR2 to CCLR0 in TCR_0), bit NDER8 in NDERH, and bit P10DDR.

TPU channel 0 settings	(1) in table below	(2) in table below						
P10DDR		0	1	1				
NDER8	—	_	0	1				
Pin function	TIOCA0 output	P10 input	P10 output	PO8 output				
			TIOCA0 input ^{*1}					

TPU channel 0 settings	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0	000	B'001×	B'0010	B'(0011
IOA3 to IOA0	B'0000 B'0100 B'1×××	B'0001 to B'0011 B'0101 to B'0111	B'××00	Other than B'××00	Other th	an B'××00
CCLR2, CCLR0					Other than B'001	B'001
Output function	_	Output compare output		PWM ^{*2} mode 1 output	PWM mode 2 output	

Legend:

 \times : Don't care

Notes: 1. TIOCA0 input when MD3 to MD0 = B'0000 and IOA3 to IOA0 = B'10××.

2. TIOCB0 output disabled.

10.2.2 Port 2 Data Register (P2DR)

Bit	Bit Name	Initial Value	R/W	Description
7	P27DR	0	R/W	Output data for a pin is stored when the pin function
6	P26DR	0	R/W	 is specified to a general purpose I/O.
5	P25DR	0	R/W	—
4	P24DR	0	R/W	—
3	P23DR	0	R/W	_
2	P22DR	0	R/W	—
1	P21DR	0	R/W	_
0	P20DR	0	R/W	—

P2DR stores output data for the port 2 pins.

10.2.3 Port 2 Register (PORT2)

PORT2 shows the pin states.

PORT2 cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
7	P27	*	R	If a port 2 read is performed while P2DDR bits are
6	P26	*	R	set to 1, the P2DR values are read. If a port 2 read
5	P25	*	R	pin states are read.
4	P24	*	R	_
3	P23	*	R	_
2	P22	*	R	
1	P21	*	R	_
0	P20	*	R	—

Note: * Determined by the states of pins P27 to P20.

Table 11.15 TIOR_2

					Description				
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOCB2 Pin Function				
0	0	0	0	Output	Output disabled				
			1	compare	Initial output is 0 output				
				rogiotor	0 output at compare match				
		1	0		Initial output is 0 output				
					1 output at compare match				
			1		Initial output is 0 output				
					Toggle output at compare match				
	1	0	0		Output disabled				
			1	_	Initial output is 1 output				
					0 output at compare match				
		1	0		Initial output is 1 output				
					1 output at compare match				
			1		Initial output is 1 output				
					Toggle output at compare match				
1	×	0	0	Input	Capture input source is TIOCB2 pin				
				capture	Input capture at rising edge				
			1		Capture input source is TIOCB2 pin				
					Input capture at falling edge				
		1	×		Capture input source is TIOCB2 pin				
					Input capture at both edges				

Legend: x: Don't care

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin. After a match between TCNT and TGR, the compare match signal is not generated until the (TIOC pin) TCNT input clock is generated.

Figure 11.32 shows output compare output timing.



Figure 11.32 Output Compare Output Timing

Input Capture Signal Timing: Figure 11.33 shows input capture signal timing.





14.3 Register Descriptions

The WDT has the following three registers. To prevent accidental overwriting, TCSR, TCNT, and RSTCSR have to be written to in a method different from normal registers. For details, refer to section 14.6.1, Notes on Register Access.

- Timer counter (TCNT)
- Timer control/status register (TCSR)
- Reset control/status register (RSTCSR)

14.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TME bit in TCSR is cleared to 0.

14.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed in interval timer mode. Only a write of 0 is permitted, to clear the flag.
				[Setting condition]
				When TCNT overflows in interval timer mode (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				Cleared by reading TCSR when OVF = 1, then writing 0 to OVF

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
8	1.3333	1333333.3	20	3.3333	3333333.3
10	1.6667	1666666.7	25	4.1667	4166666.7
12	2.0000	2000000.0	30	5.0000	500000.0
14	2.3333	2333333.3	33	5.5000	5500000.0
16	2.6667	2666666.7	34 ^{*1}	5.6667	5666666.7
18	3.0000	300000.0	35 ^{*2}	5.8336	5833625.0

Table 15.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

Notes: 1. Supported on the H8S/2378 0.18μm F-ZTAT Group and H8S/2378R 0.18μm F-ZTAT Group only.

2. Supported on the H8S/2378 only.

Table 15.8Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode)
(when n = 0 and S = 372)

Bit Rate (bit/s)		Operating Frequency φ (MHz)										
		10.00			10.7136		13.00		14.2848			
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
9600	0	1	30.00	0	1	25.00	0	1	8.99	0	1	0.00

Bit Rate (bit/s)		Operating Frequency φ (MHz)										
		16.00			18.00		20.00			25.00		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
9600	0	1	12.01	0	2	15.99	0	2	6.66	0	3	12.49

Bit Rate (bit/s)	Operating Frequency φ (MHz)												
	30.00				33.00			34.00 ^{*1}			35.00 *2		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
9600	0	3	5.01	0	4	7.59	0	4	4.79	0	4	1.99	

Notes: 1. Supported on the H8S/2378 0.18μm F-ZTAT Group and H8S/2378R 0.18μm F-ZTAT Group only.

2. Supported on the H8S/2378 only.

15.6 Operation in Clocked Synchronous Mode

Figure 15.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. One character of communication data consists of 8-bit data. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.



Figure 15.14 Data Format in Clocked Synchronous Communication (For LSB-First)

15.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the serial clock is output from the SCK pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.





Rev.7.00 Mar. 18, 2009 page xxi of lxvi REJ09B0109-0700

Renesas

Item	Page	e Revision (See Manual for Details)								
26.3.2 DC Characteristics	1051	Table amended								
Table 26.29 DC		Item		Symbol	Min.	Τv	D.	Max.	Unit	Test Conditions
Characteristics		Input high voltage	TBY, MD2 to MD0	V _{IH}	V _{CC} × 0.9		V	_{CC} +0.3	V	
			RES , NMI, EM	LE	$V_{CC} \times 0.9$		V	_{CC} +0.3	V	-
			EXTAL		V _{CC} × 0.7		V	cc +0.3	V	_
			Port 3, P50 to P53 ³ , ports 6 ³ and 8 ports A to H ³	3 ^{[3} ,	2.2		V	_{CC} +0.3	V	-
			Port 4, Port 9		2.2		A١	/ _{CC} +0.3	V	
		Input low voltage	RES, STBY, MD2 to MD0, EMLE	V _{IL}	θ.3		V	_{CC} × 0.1	V	
			NMI, EXTAL		0 .3		V	_{CC} × 0.2	V	-
			Ports 3 to 6 ³ , Port 8 ³ , ports A to H ³ , port 9		θ.3		V	_{CC} × 0.2	V	-
		Output high voltage Output low	All output pins All output pins	Voh	V _{CC} 0.5			. v	1	_{он} = 2 00 µА
					V _{CC} 4.0				V I	_{он} = -1 mA
				Vol			0.4	V	Ι	_{OL} = 1.6 mA
		voitage	P32 to P35 ^[4]				0.5	V	Ι	_{OL} = 8.0 mA
Table 26.30	1053	Table ar	mended							
		Item Symbol Min. Typ. Max. Unit								
Currents		ermissible output low SCL0, 1, SDA0, 1 IoL 🛛 🗠 8.0 mA								
		current (per	pin) th	output pins oth an the above	put pins other 2.0 .					
26.3.3 AC Characteristics	1059	Table ar	mended							
		Item		Sy	mbo	l Mi	n.			
Timing (2)		WAIT hold time t _{WTH} 5								
26.4.3 Bus Timing	1070	Figure amended								
Figure 26.7 Basic Bus										
Timing: Two-State									t _{EDACD2}	
Access										
100000		EDACK2, EDACK3								
Figure 26.8 Basic Bus	1071	Figure amended								
Timing: Three-State										
Access										
		EDACK2,	EDACK3		τ					
Figure 26.10 Basic	1073	Figure amended								
Bus Timing: Two-State										
Access (CS Assertion Period Extended)		EDACK2, ED	DACK3		DACD1					+ LEDACD2

Rev.7.00 Mar. 18, 2009 page xx of lxvi REJ09B0109-0700

