



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l443cct6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of figures

Figure 1.	STM32L443xx block diagram	
Figure 2.	Power supply overview	
Figure 3.	Clock tree	
Figure 4.	Voltage reference buffer	. 36
Figure 5.	STM32L443Vx LQFP100 pinout ⁽¹⁾	. 51
Figure 6.	STM32L443Vx UFBGA100 ballout ⁽¹⁾	. 52
Figure 7.	STM32L443Rx LQFP64 pinout ⁽¹⁾	. 52
Figure 8.	STM32L443Rx UFBGA64 ballout ⁽¹⁾	. 53
Figure 9.	STM32L443Rx WLCSP64 pinout ⁽¹⁾ STM32L443Cx WLCSP49 pinout ⁽¹⁾ STM32L443Cx LQFP48 pinout ⁽¹⁾	. 53
Figure 10.	STM32L443Cx WLCSP49 pinout ⁽¹⁾	. 53
Figure 11.	STM32L443Cx LQFP48 pinout ⁽¹⁾	. 54
Figure 12.	STM32L443Cx UFQFPN48 pinout ⁽¹⁾	. 54
Figure 13.	STM32L443xx memory map	. 77
Figure 14.	Pin loading conditions	. 81
Figure 15.	Pin input voltage	. 81
Figure 16.	Power supply scheme	. 82
Figure 17.	Current consumption measurement scheme	
Figure 18.	VREFINT versus temperature	. 90
Figure 19.	High-speed external clock source AC timing diagram	114
Figure 20.	Low-speed external clock source AC timing diagram	115
Figure 21.	Typical application with an 8 MHz crystal	117
Figure 22.	Typical application with a 32.768 kHz crystal	118
Figure 23.	HSI16 frequency versus temperature	120
Figure 24.	Typical current consumption versus MSI frequency	124
Figure 25.	HSI48 frequency versus temperature	
Figure 26.	I/O input characteristics	132
Figure 27.	I/O AC characteristics definition ⁽¹⁾	137
Figure 28.	Recommended NRST pin protection	138
Figure 29.	ADC accuracy characteristics	151
Figure 30.	Typical connection diagram using the ADC	151
Figure 31.	12-bit buffered / non-buffered DAC.	
Figure 32.	SPI timing diagram - slave mode and CPHA = 0	
Figure 33.	SPI timing diagram - slave mode and CPHA = 1	168
Figure 34.	SPI timing diagram - master mode	168
Figure 35.	Quad SPI timing diagram - SDR mode	171
Figure 36.	Quad SPI timing diagram - DDR mode	
Figure 37.	SAI master timing waveforms	
Figure 38.	SAI slave timing waveforms	174
Figure 39.	SDIO high-speed mode	175
Figure 40.	SD default mode	
Figure 41.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	178
Figure 42.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	
Figure 43.	LQFP100 marking (package top view)	
Figure 44.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package outline	181
Figure 45.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package recommended footprint	182






Figure 3. Clock tree



DocID028739 Rev 2

3.15 Analog to digital converter (ADC)

The device embeds a successive approximation analog-to-digital converter with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
 - Down to 18.75 ns sampling time
 - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 16 external channels.
- 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, DAC1 and DAC2 outputs.
- One external reference pin is available on some package, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - ADC supports multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching

3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN17 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.



Calibration value name	Description	Memory address							
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = V _{REF+} = 3.0 V (\pm 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9							
TS_CAL2	TS ADC raw data acquired at a temperature of 130 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0 V (\pm 10 mV)$	0x1FFF 75CA - 0x1FFF 75CB							

 Table 6. Temperature sensor calibration values

3.15.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

3.15.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN18. As the V_{BAT} voltage may be higher than VDDA, and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.16 Digital to analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation



- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.17 Voltage reference buffer (VREFBUF)

The STM32L443xx devices embed an voltage reference buffer which can be used as voltage reference for ADCs, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports two voltages:

- 2.048 V
- 2.5 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available.




Figure 4. Voltage reference buffer

3.18 Comparators (COMP)

The STM32L443xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

DocID028739 Rev 2



3.26 Inter-integrated circuit interface (I2C)

The device embeds 3 I2C. Refer to *Table 9: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 3: Clock tree.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 9. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х	Х
Wakeup from Stop 2 mode on address match	-	-	Х

1. X: supported



										-			
	1	2	3	4	5	6	7	8	9	10	11	12	
А	PE3	PE1	PB8	PH3/BOOT0	PD7	PD5	PB4	PB3	PA15	PA14	PA13	PA12	
в	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11	
с	PC13	PE5	PE0	VDD PBS PD2 PD0						PC11	VDDUSB	PA10	
D	PC14- OSC32_IN	PE6	VSS				PA9	PA8	PC9				
E	PC15- OSC32_OUT	VBAT	vss				PC8	PC7	PC6				
F	PH0-OSC_IN	VSS		 UFBGA100								VSS	
G	PH1- OSC_OUT	VDD		_				,			VDD	VDD	
н	PC0	NRST	VDD							PD15	PD14	PD13	
J	VSSA	PC1	PC2							PD12	PD11	PD10	
к	VREF-	PC3	PA2	PA5	PC4			PD9	PD8	PB15	PB14	PB13	
L	VREF+	PA0	PA3	PA6	PA6 PC5 PB2 PE8 PE10 PE12						PB11	PB12	
м	VDDA	PA1	PA4	PA7	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15	
												MSv3	36894V

Figure 6. STM32L443Vx UFBGA100 ballout⁽¹⁾

1. The above figure shows the package top view.




Figure 7. STM32L443Rx LQFP64 pinout⁽¹⁾

1. The above figure shows the package top view.



			Pin N	lum	ber	Tub		. STM32L4		pinac		Pin functions				
LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
25	25	F1	G3	33	H8	51	L12	PB12	I/O	FT_I	_	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, USART3_CK, LPUART1_RTS_DE, TSC_G1_I01, LCD_SEG12, SWPMI1_IO, SAI1_FS_A, TIM15_BKIN, EVENTOUT	-			
26	26	E2	G2	34	G8	52	K12	PB13	I/O	FT_fl	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, LCD_SEG13, SWPMI1_TX, SAI1_SCK_A, TIM15_CH1N, EVENTOUT	-			
27	27	E1	G1	35	F8	53	K11	PB14	I/O	FT_fl	-	TIM1_CH2N, I2C2_SDA, SPI2_MISO, USART3_RTS_DE, TSC_G1_IO3, LCD_SEG14, SWPMI1_RX, SAI1_MCLK_A, TIM15_CH1, EVENTOUT	-			
28	28	D3	F2	36	F7	54	K10	PB15	I/O	FT_I	-	RTC_REFIN, TIM1_CH3N, SPI2_MOSI, TSC_G1_IO4, LCD_SEG15, SWPMI1_SUSPEND, SAI1_SD_A, TIM15_CH2, EVENTOUT	-			
-	-	-	-	-	-	55	K9	PD8	I/O	FT_I	-	USART3_TX, LCD_SEG28, EVENTOUT	-			
-	-	-	-	-	-	56	K8	PD9	I/O	FT_I	-	USART3_RX, LCD_SEG29, EVENTOUT	-			
-	-	-	-	-	-	57	J12	PD10	I/O	FT_I	-	USART3_CK, TSC_G6_IO1, LCD_SEG30, EVENTOUT	-			

Table 13. STM32L443xx pin definitions (continued)



			Pin N	lum	ber			er				Pin functions			
LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function aft reset)	Pin type	I/O structure Notes		Alternate functions	Additional functions		
-	-	-	-	-	-	97	C3	PE0	I/O	FT_I	-	LCD_SEG36,TIM16_CH1, EVENTOUT	-		
-	-	-	-	-	-	98	A2	PE1	I/O	FT_I	-	LCD_SEG37, EVENTOUT	-		
47	47	A6	A7	63	D4	99	D3	VSS	S	-	-	-	-		
48	48	A7	A8	64	E4	100	C4	VDD	S	-	-	-	-		

Table 13. STM32L443xx pin definitions (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF 1.

- These GPIOs must not be used as current sources (e.g. to drive an LED).

After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0394 reference manual.

3. After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.



Bus	Boundary address	Size(bytes)	Peripheral
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5006 0400 - 0x5006 07FF	158 KB	Reserved
	0x5006 0000 - 0x5006 03FF	1 KB	AES
	0x5004 0400 - 0x5005 FFFF	158 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	Reserved
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
AHB2	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
	0x4800 1400 - 0x4800 1BFF	2 KB	Reserved
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
ANDI	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1
	0x4001 5800 - 0x4001 FFFF	42 KB	Reserved
	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4800 - 0x4000 53FF	3 KB	Reserved
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
APB2	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
AF D2	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1

Table 16. STM32L443xx memory map and peripheral register boundary addresses ⁽¹⁾

DocID028739 Rev 2



Symbol	Parameter	Conditions	Мах	Unit	
	Ambient temperature for the	Maximum power dissipation	-40	85	
	suffix 6 version	Low-power dissipation ⁽⁵⁾	-40	105	
т.	Ambient temperature for the	Maximum power dissipation	-40	105	°C
ΤΑ	suffix 7 version	Low-power dissipation ⁽⁵⁾	-40	125	
	Ambient temperature for the	Maximum power dissipation	-40	125	
	suffix 3 version	Low-power dissipation ⁽⁵⁾	-40	130	
		Suffix 6 version	-40	105	
Τ _J	Junction temperature range	Suffix 7 version	-40	125	°C
		Suffix 3 version	-40	130	

1. When RESET is released functionality is guaranteed down to $V_{BOR0}\,\text{Min}.$

2. This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V_{DD} , V_{DDA} , V_{DDUSB} , V_{LCD})+3.6 V and 5.5V.

3. For operation with voltage higher than Min (V_{DD}, V_{DDA}, V_{DDUSB}, V_{LCD}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.

4. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 7.9: Thermal characteristics).

 In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.9: Thermal characteristics).

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 21* are derived from tests performed under the ambient temperature condition summarized in *Table 20*.

Symbol	Parameter	Conditions	Min	Мах	Unit
t _{VDD}	V _{DD} rise time rate		0	8	
	V _{DD} fall time rate	-	10	∞	
	V _{DDA} rise time rate		0	∞	µs/V
t _{VDDA}	V _{DDA} fall time rate	-	10	8	μ5/ ν
+	V _{DDUSB} rise time rate		0	∞	
^t VDDUSB	V _{DDUSB} fall time rate	-	10	∞	

Table 21. Operating conditions at power-up / power-down

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under the ambient temperature conditions summarized in *Table 20: General operating conditions*.






Figure 18. V_{REFINT} versus temperature



Table 34.	Current	consumption	in Stop 0	

Symbol	Parameter	Conditions			TYP					MAX ⁽¹⁾			Unit
Symbol	Farameter	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
	Supply	1.8 V	108	119	158	221	347	133	158	244	395	704	
I _{DD} (Stop 0)	current in	2.4 V	110	121	160	223	349	136	161	248	399	710	μA
IDD (Stop 0)	Stop 0 mode,	3 V	111	123	161	224	352	139	164	251	403	716	μΛ
	RTC disabled	3.6 V	114	125	163	227	355	142	167	254	408	722 ⁽²⁾	

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

577

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 38*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 17: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 38*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix ⁽¹⁾	3.2	2.9	3.1	
	ADC independent clock domain	0.4	0.1	0.2	
	ADC clock domain	2.1	1.9	1.9	
	AES	1.7	1.5	1.6	
	CRC	0.4	0.2	0.3	
	DMA1	1.4	1.3	1.4	
	DMA2	1.5	1.3	1.4	
	FLASH	6.2	5.2	5.8	
	GPIOA ⁽²⁾	1.7	1.4	1.6	
	GPIOB ⁽²⁾)	1.6	1.3	1.6	
AHB	GPIOC ⁽²⁾	1.7	1.5	1.6	
	GPIOD ⁽²⁾	1.8	1.6	1.7	µA/MHz
	GPIOE ⁽²⁾	1.7	1.6	1.6	
	GPIOH ⁽²⁾	0.6	0.6	0.5	
	QSPI	7.0	5.8	7.3	
	RNG independent clock domain	2.2	NA	NA	
	RNG clock domain	0.5	NA	NA	
	SRAM1	0.8	0.9	0.7	
	SRAM2	1.0	0.8	0.8	
	TSC	1.6	1.3	1.3	1
	All AHB Peripherals	25.2	21.7	23.6	1
	AHB to APB1 bridge ⁽³⁾	0.9	0.7	0.9	1
APB1	CAN1	4.1	3.2	3.9	1

Table 38. Peripheral current consumption



Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.




Figure 21. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 45*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
	LSE ourrent concumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
IDD(LSE)	I _{DD(LSE)} LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm	Maximum critical crystal gm	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	- μΑ/V
Gm _{critmax}		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	s

Table 45. LSE oscillator characteristics	s (f _{LSE} = 32.768 kHz) ⁽¹⁾
--	--



Symbol	Parameter		Conditions		Min	Тур	Мах	Unit
			Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
			Range 3	-	-	1.9	2.5	
	MSI oscillator power consumption	MSI and PLL mode	Range 4	-	-	4.7	6	- μΑ
L (MCL) ⁽⁶⁾			Range 5	-	-	6.5	9	
I _{DD} (MSI) ⁽⁶⁾			Range 6	-	-	11	15	
			Range 7	-	-	18.5	25	
			Range 8	-	-	62	80	
			Range 9	-	-	85	110	
			Range 10	-	-	110	130	
			Range 11	-	-	155	190	

Table 47. MSI oscillator characteristics⁽¹⁾ (continued)

1. Guaranteed by characterization results.

2. This is a deviation for an individual part once the initial frequency has been measured.

3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.

 Average period of MSI @48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes frequency tolerance + jitter of MSI @48 MHz clock.

 Only accumulated jitter of MSI @48 MHz is extracted over 28 cycles. For next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of the MSI @48 MHz, for 1000 captures over 28 cycles. For paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI @48 MHz, for 1000 captures over 56 cycles.

6. Guaranteed by design.



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table	56.	Electrical	sensitivities
10010		LIGOUIDUI	001101111100

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T_A = +105 °C conforming to JESD78A	II

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table* 57.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Symbol	Description	Func susce	Unit	
Symbol	Symbol Description		Positive injection	Unit
	Injected current on all pins except PA4, PA5, PE8, PE9, PE10, PE11, PE12	-5	NA	_
I _{INJ}	Injected current on PE8, PE9, PE10, PE11, PE12	-0	NA	mA
	Injected current on PA4, PA5 pins	-5	0	

Table 57. I/O current injection susceptibility⁽¹⁾

1. Guaranteed by characterization results.




Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Data output valid time	Slave mode 2.7 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	13.5	
t _{v(SO)}		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	24	ns
		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 2	-	12.5	33	
t _{v(MO)}		Master mode	-	4.5	6	
t _{h(SO)}	Data output hold time	Slave mode	7	-	-	ns
t _{h(MO)}		Master mode	0	-	-	113

Table 82. SPI characteristics⁽¹⁾ (continued)

1. Guaranteed by characterization results.


2. Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty(SCK) = 50 %.







7.3 LQFP64 package information





1. Drawing is not to scale.

Table 93. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-







1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 61. LQFP48 marking (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

