E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART |
| Peripherals | POR, PWM, Temp Sensor, WDT |
| Number of I/O | 40 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.25V |
| Data Converters | A/D 32x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-VFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f501-im |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





4.5. QFN-32 Package Specifications

Figure 4.9. QFN-32 Package Drawing

| Dimension | Min | Тур | Max | | Dimension | Min | Тур | Max |
|-----------|-----------|-----------|------|--|-----------|------|------|------|
| A | 0.80 | 0.9 | 1.00 | | E2 | 3.20 | 3.30 | 3.40 |
| A1 | 0.00 | 0.02 | 0.05 | | L | 0.30 | 0.40 | 0.50 |
| b | 0.18 | 0.25 | 0.30 | | L1 | 0.00 | — | 0.15 |
| D | | 5.00 BSC. | | | aaa | _ | — | 0.15 |
| D2 | 3.20 | 3.30 | 3.40 | | bbb | — | — | 0.15 |
| е | 0.50 BSC. | | | | ddd | _ | — | 0.05 |
| E | 5.00 BSC. | | | | eee | _ | — | 0.08 |

Table 4.9. QFN-32 Package Dimensions

Notes:

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation VGGD except for custom features D2, E2, and L which are toleranced per supplier designation.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



6. 12-Bit ADC (ADC0)

The ADC0 on the C8051F50x/F51x consists of an analog multiplexer (AMUX0) with 35/28 total input selections and a 200 ksps, 12-bit successive-approximation-register (SAR) ADC with integrated track-and-hold, programmable window detector, programmable attenuation (1:2), and hardware accumulator. The ADC0 subsystem has a special Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shows in Figure 6.1. ADC0 inputs are single-ended and may be configured to measure P0.0-P3.7, the Temperature Sensor output, V_{DD} , or GND with respect to GND. The voltage reference for ADC0 is selected as described in Section "7. Temperature Sensor" on page 72. ADC0 is enabled when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1, or when performing conversions in Burst Mode. ADC0 is in low power shutdown when AD0EN is logic 0 and no Burst Mode conversions are taking place.



Figure 6.1. ADC0 Functional Block Diagram





Figure 10.2. External Capacitors for Voltage Regulator Input/Output— Regulator Disabled

SFR Definition 10.1. REG0CN: Regulator Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|----------|---|--------|---|---|---|---------|
| Name | REGDIS | Reserved | | REG0MD | | | | DROPOUT |
| Туре | R/W | R/W | R | R/W | R | R | R | R |
| Reset | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |

SFR Address = 0xC9; SFR Page = 0x00

| Bit | Name | Function |
|-----|----------|---|
| 7 | REGDIS | Voltage Regulator Disable Bit. |
| | | 0: Voltage Regulator Enabled 1: Voltage Regulator Disabled |
| 6 | Reserved | Read = 1b; Must Write 1b. |
| 5 | Unused | Read = 0b; Write = Don't Care. |
| 4 | REG0MD | Voltage Regulator Mode Select Bit. |
| | | 0: Voltage Regulator Output is 2.1V. |
| | | 1: Voltage Regulator Output is 2.6V. |
| 3:1 | Unused | Read = 000b. Write = Don't Care. |
| 0 | DROPOUT | Voltage Regulator Dropout Indicator. |
| | | 0: Voltage Regulator is not in dropout |
| | | 1: Voltage Regulator is in or near dropout. |



Table 13.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved

| Register | Address | Description | Page |
|----------|---------|-----------------------------------|------|
| PCA0CPH1 | 0xEA | PCA Capture 1 High | 305 |
| PCA0CPH2 | 0xEC | PCA Capture 2 High | 305 |
| PCA0CPH3 | 0xEE | PCA Capture 3 High | 305 |
| PCA0CPH4 | 0xFE | PCA Capture 4 High | 305 |
| PCA0CPH5 | 0xCF | PCA Capture 5 High | 305 |
| PCA0CPL0 | 0xFB | PCA Capture 0 Low | 305 |
| PCA0CPL1 | 0xE9 | PCA Capture 1 Low | 305 |
| PCA0CPL2 | 0xEB | PCA Capture 2 Low | 305 |
| PCA0CPL3 | 0xED | PCA Capture 3 Low | 305 |
| PCA0CPL4 | 0xFD | PCA Capture 4 Low | 305 |
| PCA0CPL5 | 0xCE | PCA Capture 5 Low | 305 |
| PCA0CPM0 | 0xDA | PCA Module 0 Mode Register | 303 |
| PCA0CPM1 | 0xDB | PCA Module 1 Mode Register | 303 |
| PCA0CPM2 | 0xDC | PCA Module 2 Mode Register | 303 |
| PCA0CPM3 | 0xDD | PCA Module 3 Mode Register | 303 |
| PCA0CPM4 | 0xDE | PCA Module 4 Mode Register | 303 |
| PCA0CPM5 | 0xDF | PCA Module 5 Mode Register | 303 |
| PCA0H | 0xFA | PCA Counter High | 304 |
| PCA0L | 0xF9 | PCA Counter Low | 304 |
| PCA0MD | 0xD9 | PCA Mode | 301 |
| PCA0PWM | 0xD9 | PCA PWM Configuration | 302 |
| PCON | 0x87 | Power Control | 140 |
| PSCTL | 0x8F | Program Store R/W Control | 134 |
| PSW | 0xD0 | Program Status Word | 95 |
| REF0CN | 0xD1 | Voltage Reference Control | 74 |
| REG0CN | 0xD1 | Voltage Regulator Control | 85 |
| RSTSRC | 0xEF | Reset Source Configuration/Status | 146 |
| SBCON0 | 0xAB | UART0 Baud Rate Generator Control | 250 |
| SBRLH0 | 0xAD | UART0 Baud Rate Reload High Byte | 251 |
| SBRLL0 | 0xAC | UART0 Baud Rate Reload Low Byte | 251 |
| SBUF0 | 0x99 | UART0 Data Buffer | 250 |
| SCON0 | 0x98 | UART0 Control | 248 |
| SFR0CN | 0x84 | SFR Page Control | 107 |
| SFRLAST | 0x86 | SFR Stack Last Page | 110 |
| SFRNEXT | 0x85 | SFR Stack Next Page | 109 |
| SFRPAGE | 0xA7 | SFR Page Select | 108 |



SFR Definition 14.4. EIP1: Extended Interrupt Priority 1

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-----|------|------|-------|-------|--------|-------|
| Name | PLIN0 | PT3 | PCP1 | PCP0 | PPCA0 | PADC0 | PWADC0 | PSMB0 |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xF6; SFR Page = 0x00 and 0x0F

| Bit | Name | Function |
|-----|--------|--|
| 7 | PLIN0 | LIN0 Interrupt Priority Control. This bit sets the priority of the LIN0 interrupt. 0: LIN0 interrupts set to low priority level. 1: LIN0 interrupts set to high priority level. |
| 6 | PT3 | Timer 3 Interrupt Priority Control.This bit sets the priority of the Timer 3 interrupt.0: Timer 3 interrupts set to low priority level.1: Timer 3 interrupts set to high priority level. |
| 5 | PCP1 | Comparator0 (CP1) Interrupt Priority Control. This bit sets the priority of the CP1 interrupt. 0: CP1 interrupt set to low priority level. 1: CP1 interrupt set to high priority level. |
| 4 | PCP0 | Comparator0 (CP0) Interrupt Priority Control. This bit sets the priority of the CP0 interrupt. 0: CP0 interrupt set to low priority level. 1: CP0 interrupt set to high priority level. |
| 3 | PPCA0 | Programmable Counter Array (PCA0) Interrupt Priority Control. This bit sets the priority of the PCA0 interrupt. 0: PCA0 interrupt set to low priority level. 1: PCA0 interrupt set to high priority level. |
| 2 | PADC0 | ADC0 Conversion Complete Interrupt Priority Control. This bit sets the priority of the ADC0 Conversion Complete interrupt. 0: ADC0 Conversion Complete interrupt set to low priority level. 1: ADC0 Conversion Complete interrupt set to high priority level. |
| 1 | PWADC0 | ADC0 Window Comparator Interrupt Priority Control. This bit sets the priority of the ADC0 Window interrupt. 0: ADC0 Window interrupt set to low priority level. 1: ADC0 Window interrupt set to high priority level. |
| 0 | PSMB0 | SMBus (SMB0) Interrupt Priority Control. This bit sets the priority of the SMB0 interrupt. 0: SMB0 interrupt set to low priority level. 1: SMB0 interrupt set to high priority level. |



Equation 19.2. C Mode Oscillator Frequency

 $f = (KF)/(R \times V_{DD})$

For example: Assume $V_{DD} = 2.1 \text{ V}$ and f = 75 kHz:

 $f = KF / (C \times VDD)$

0.075 MHz = KF / (C x 2.1)

Since the frequency of roughly 75 kHz is desired, select the K Factor from the table in SFR Definition 19.6 (OSCXCN) as KF = 7.7:

0.075 MHz = 7.7 / (C x 2.1)

C x 2.1 = 7.7 / 0.075 MHz

C = 102.6 / 2.0 pF = 51.3 pF

Therefore, the XFCN value to use in this example is 010b.



SFR Definition 20.6. P1MASK: Port 1 Mask Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|-------------|---|---|---|---|---|---|---|--|--|--|
| Name | P1MASK[7:0] | | | | | | | | | | |
| Туре | R/W | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |

SFR Address = 0xF4; SFR Page = 0x00

| Bit | Name | Function |
|-----|-------------|---|
| 7:0 | P1MASK[7:0] | Port 1 Mask Value. |
| | | Selects P1 pins to be compared to the corresponding bits in P1MAT. 0: P1.n pin logic value is ignored and cannot cause a Port Mismatch event. 1: P1.n pin logic value is compared to P1MAT.n. |

SFR Definition 20.7. P1MAT: Port 1 Match Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|------------|---|---|---|---|---|---|---|--|--|--|
| Name | P1MAT[7:0] | | | | | | | | | | |
| Туре | R/W | | | | | | | | | | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | |

SFR Address = 0xF3; SFR Page = 0x00

| Bit | Name | Function |
|-----|------------|--|
| 7:0 | P1MAT[7:0] | Port 1 Match Value. |
| | | Match comparison value used on Port 1 for bits in P1MAT which are set to 1. 0: P1.n pin logic value is compared with logic LOW. 1: P1.n pin logic value is compared with logic HIGH. |



SFR Definition 20.27. P3SKIP: Port 3Skip

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|-------------|---|---|---|---|---|---|---|--|--|--|
| Name | P3SKIP[7:0] | | | | | | | | | | |
| Туре | R/W | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |

SFR Address = 0xD7; SFR Page = 0x0F

| Bit | Name | Function |
|-------|------------------|---|
| 7:0 | P3SKIP[7:0] | Port 3 Crossbar Skip Enable Bits. |
| | | These bits select Port 3 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar. 0: Corresponding P3.n pin is not skipped by the Crossbar. 1: Corresponding P3.n pin is skipped by the Crossbar. |
| Note: | Port P3.1–P3.7 a | re only available on the 48-pin and 40-pin packages. |

SFR Definition 20.28. P4: Port 4

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|-----|---|---|---|---|---|---|
| Name | P4[7:0] | | | | | | | |
| Туре | | R/W | | | | | | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

SFR Address = 0xB5; SFR Page = All Pages

| Bit | Name | Description | Write | Read |
|-------|-------------------------|---|---|---|
| 7:0 | P4[7:0] | Port 4 Data. Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O. | 0: Set output latch to logic LOW. 1: Set output latch to logic HIGH. | 0: P4.n Port pin is logic LOW. 1: P4.n Port pin is logic HIGH. |
| Note: | Port 4.0 is c packages. | nly available on the 48-pin and 40 | -pin packages. P4.1-P4.7 are o | nly available on the 48-pin |



SFR Definition 20.29. P4MDOUT: Port 4 Output Mode

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|----------------|------------------------|----------------------------|------------------------------|---------------------------|--------------|---|---|--|--|--|
| Nam | e | | P4MDOUT[7:0] | | | | | | | | |
| Тур | e | | | R/ | W | | | | | | |
| Rese | et O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| SFR / | Address = 0xAl | ; SFR Page | e = 0x0F | | | | | | | | |
| Bit | Name | | | | Function | l | | | | | |
| 7:0 | P4MDOUT[7: | 0] Output (| Configuratio | on Bits for P | 94.7–P4.0 (re | espectively) | | | | | |
| | | 0: Corres 1: Corres | sponding P4 sponding P4 | .n Output is .n Output is | open-drain. push-pull. | | | | | | |

Note: Port 4.0 is only available on the 48-pin and 40-pin packages. P4.1-P4.7 are only available on the 48-pin packages.



LIN Register Definition 21.8. LIN0SIZE: LIN0 Message Size Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---|---|---|---|--------|---------|---|
| Name | ENHCHK | | | | | LINSIZ | ZE[3:0] | |
| Туре | R/W | R | R | R | | R/ | W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Indirect Address = 0x0B

| Bit | Name | Function |
|-----|--------------|--|
| 7 | ENHCHK | Checksum Selection Bit. 0: Use the classic, specification 1.3 compliant checksum. Checksum covers the data bytes. 1: Use the enhanced, specification 2.0 compliant checksum. Checksum covers data bytes and protected identifier. |
| 6:4 | Unused | Read = 000b; Write = Don't Care |
| 3:0 | LINSIZE[3:0] | Data Field Size. 0000: 0 data bytes 0001: 1 data byte 0010: 2 data bytes 0011: 3 data bytes 0100: 4 data bytes 0101: 5 data bytes 0110: 6 data bytes 0111: 7 data bytes 1000: 8 data bytes 1001-1110: RESERVED 1111: Use the ID[1:0] bits (LIN0ID[5:4]) to determine the data length. |



LIN Register Definition 21.9. LIN0DIV: LIN0 Divider Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------|-----|---|---|---|---|---|---|
| Name | DIVLSB[3:0] | | | | | | | |
| Туре | | R/W | | | | | | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Indirect Address = 0x0C

| Bit | Name | Function |
|-----|--------|--|
| 7:0 | DIVLSB | LIN Baud Rate Divider Least Significant Bits. The 8 least significant bits for the baud rate divider. The 9th and most significant bit is the DIV9 bit (LIN0MUL.0). The valid range for the divider is 200 to 511. |

LIN Register Definition 21.10. LIN0MUL: LIN0 Multiplier Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------|---|---|------|-----|---|---|-----|
| Name | PRESCL[1:0] | | | DIV9 | | | | |
| Туре | R/W | | | | R/W | | | R/W |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Indirect Address = 0x0D

| Bit | Name | Function |
|-----|-------------|--|
| 7:6 | PRESCL[1:0] | LIN Baud Rate Prescaler Bits. |
| | | These bits are the baud rate prescaler bits. |
| 5:1 | LINMUL[4:0] | LIN Baud Rate Multiplier Bits. |
| | | These bits are the baud rate multiplier bits. These bits are not used in slave mode. |
| 0 | DIV9 | LIN Baud Rate Divider Most Significant Bit. |
| | | The most significant bit of the baud rate divider. The 8 least significant bits are in LIN0DIV. The valid range for the divider is 200 to 511. |



SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-----|------|---------|--------|--------|------|---------|
| Name | ENSMB | INH | BUSY | EXTHOLD | SMBTOE | SMBFTE | SMBC | :S[1:0] |
| Туре | R/W | R/W | R | R/W | R/W | R/W | R/ | W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xC1; SFR Page = 0x00

| Bit | Name | Function |
|-----|------------|--|
| 7 | ENSMB | SMBus Enable. |
| | | This bit enables the SMBus interface when set to 1. When enabled, the interface constantly monitors the SDA and SCL pins. |
| 6 | INH | SMBus Slave Inhibit. |
| | | When this bit is set to logic 1, the SMBus does not generate an interrupt when slave events occur. This effectively removes the SMBus slave from the bus. Master Mode interrupts are not affected. |
| 5 | BUSY | SMBus Busy Indicator. |
| | | This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to logic 0 when a STOP or free-timeout is sensed. |
| 4 | EXTHOLD | SMBus Setup and Hold Time Extension Enable. |
| | | This bit controls the SDA setup and hold times according to Table 23.2. |
| | | 0: SDA Extended Setup and Hold Times disabled. |
| 2 | SMRTOE | SMBus SCI Timoout Detection Enable |
| 3 | SIVIDIOE | This bit enables SCL low timeout detection. If set to logic 1, the SMBus forces |
| | | Timer 3 to reload while SCL is high and allows Timer 3 to count when SCL goes low. If Timer 3 is configured to Split Mode, only the High Byte of the timer is held in reload while SCL is high. Timer 3 should be programmed to generate interrupts at 25 ms, and the Timer 3 interrupt service routine should reset SMBus communication. |
| 2 | SMBFTE | SMBus Free Timeout Detection Enable. |
| | | When this bit is set to logic 1, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. |
| 1:0 | SMBCS[1:0] | SMBus Clock Source Selection. |
| | | These two bits select the SMBus clock source, which is used to generate the SMBus bit rate. The selected device should be configured according to Equation 23.1. 00: Timer 0 Overflow 01: Timer 1 Overflow 10: Timer 2 High Byte Overflow 11: Timer 2 Low Byte Overflow |
| | | |



23.5.1. Write Sequence (Master)

During a write sequence, an SMBus master writes data to a slave device. The master in this transfer will be a transmitter during the address byte, and a transmitter during all data bytes. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 23.5 shows a typical master write sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that all of the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.



Figure 23.5. Typical Master Write Sequence





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 25.9. SPI Master Timing (CKPHA = 1)



26. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload.

| Timer 0 and Timer 1 Modes | Timer 2 Modes | Timer 3 Modes |
|--------------------------------------|-----------------------------------|-----------------------------------|
| 13-bit counter/timer | 16-bit timer with auto-reload | 16-bit timer with auto-reload |
| 16-bit counter/timer | | |
| 8-bit counter/timer with auto-reload | Two 8-bit timers with auto-reload | Two 8-bit timers with auto-reload |
| Two 8-bit counter/timers (Timer 0 | | |
| only) | | |

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M– T0M) and the Clock Scale bits (SCA1–SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 26.1 for pre-scaled clock selection).Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock.

Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.



SFR Definition 26.9. TMR2RLL: Timer 2 Reload Register Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------------------------|------------|--------------|---|---|---|---|---|---|
| Nam | e | TMR2RLL[7:0] | | | | | | |
| Туре | • | R/W | | | | | | |
| Rese | t 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SFR Address = 0xCA; SFR Page = 0x00 | | | | | | | | |
| Bit | Name | e Function | | | | | | |

| ы | name | Function |
|-----|--------------|---|
| 7:0 | TMR2RLL[7:0] | Timer 2 Reload Register Low Byte. |
| | | TMR2RLL holds the low byte of the reload value for Timer 2. |

SFR Definition 26.10. TMR2RLH: Timer 2 Reload Register High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|-------------------------------------|-------------|--|---|---|---|---|---|--|
| Nam | ne TMR2RLH[7:0] | | | | | | | | |
| Тур | e | R/W | | | | | | | |
| Rese | et O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR / | SFR Address = 0xCB; SFR Page = 0x00 | | | | | | | | |
| Bit | Name | | Function | | | | | | |
| 7:0 | TMR2RLH[7:0 |] Timer 2 I | Timer 2 Reload Register High Byte. | | | | | | |
| | | TMR2RL | TMR2RLH holds the high byte of the reload value for Timer 2. | | | | | | |



26.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR3CN.3) defines the Timer 3 operation mode.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

26.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TMR3RLL) is loaded into the Timer 3 register as shown in Figure 26.7, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x000.



Figure 26.7. Timer 3 16-Bit Mode Block Diagram

26.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 26.8. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:



C2 Register Definition 28.4. FPCTL: C2 Flash Programming Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|---|---|---|---|---|---|---|
| Name | FPCTL[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

C2 Address: 0x02

| Bit | Name | Function |
|-----|------------|---|
| 7:0 | FPCTL[7:0] | Flash Programming Control Register. |
| | | This register is used to enable Flash programming via the C2 interface. To enable C2 Flash programming, the following codes must be written in order: 0x02, 0x01. Note that once C2 Flash programming is enabled, a system reset must be issued to resume normal operation. |

C2 Register Definition 28.5. FPDAT: C2 Flash Programming Data

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----------------|---|---|---|---|---|---|---|
| Name | FPDAT[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 0 0 0 0 0 0 0 | | | | | | | |

C2 Address: 0xB4

| Bit | Name | | Function | | | | | |
|-----|------------|---|--|--|--|--|--|--|
| 7:0 | FPDAT[7:0] | C2 Flash Program | C2 Flash Programming Data Register. | | | | | |
| | | This register is use accesses. Valid co | his register is used to pass Flash commands, addresses, and data during C2 Flash ccesses. Valid commands are listed below. | | | | | |
| | | Code Command | | | | | | |
| | | 0x06 | Flash Block Read | | | | | |
| | | 0x07 | Flash Block Write | | | | | |
| | | 0x08 | Flash Page Erase | | | | | |
| | | 0x03 | Device Erase | | | | | |



28.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (RST) and C2D pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 28.1.



Figure 28.1. Typical C2 Pin Sharing

The configuration in Figure 28.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The $\overline{\text{RST}}$ pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.

