



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 25x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f503-iqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of Figures

Figure 1.1 C2051E500/1/1/5 Plack Diagram	17
Figure 1.2. C8051F500/1/4/5 Block Diagram	10
Figure 1.2. C80511 500/9-1 510/1 Diock Diagram	10
Figure 3.1 OED 49 Disout Diagram (Top View)	. 19 25
Figure 3.2. OEN-48 Pinout Diagram (Top View)	20
Figure 3.2. QFN-46 Finout Diagram (Top View)	. 20
Figure 3.3. QFN-40 Pinout Diagram (Top View)	. 21
Figure 3.4. QFP-32 Pinout Diagram (Top View)	. 20
Figure 3.5. QFN-32 Pinoul Diagram (Top View)	. 29
Figure 4.1. QFP-48 Package Drawing	. 30
Figure 4.2. QFP-48 Landing Diagram	31
Figure 4.3. QFN-48 Package Drawing	. 32
Figure 4.4. QFN-48 Landing Diagram	. 33
Figure 4.5. Typical QFN-40 Package Drawing	. 34
Figure 4.6. QFN-40 Landing Diagram	. 35
Figure 4.7. QFP-32 Package Drawing	. 36
Figure 4.8. QFP-32 Package Drawing	. 37
Figure 4.9. QFN-32 Package Drawing	. 38
Figure 4.10. QFN-32 Package Drawing	. 39
Figure 5.1. Minimum VDD Monitor Threshold vs. System Clock Frequency	. 44
Figure 6.1. ADC0 Functional Block Diagram	. 52
Figure 6.2. ADC0 Tracking Modes	. 54
Figure 6.3. 12-Bit ADC Tracking Mode Example	. 55
Figure 6.4. 12-Bit ADC Burst Mode Example With Repeat Count Set to 4	. 56
Figure 6.5. ADC0 Equivalent Input Circuit	. 58
Figure 6.6. ADC Window Compare Example: Right-Justified Data	. 69
Figure 6.7. ADC Window Compare Example: Left-Justified Data	. 69
Figure 6.8. ADC0 Multiplexer Block Diagram	. 70
Figure 7.1. Temperature Sensor Transfer Function	. 72
Figure 8.1. Voltage Reference Functional Block Diagram	. 73
Figure 9.1. Comparator Functional Block Diagram	. 75
Figure 9.2. Comparator Hysteresis Plot	. 76
Figure 9.3. Comparator Input Multiplexer Block Diagram	. 81
Figure 10.1. External Capacitors for Voltage Regulator Input/Output—	
Regulator Enabled	. 84
Figure 10.2. External Capacitors for Voltage Regulator Input/Output—	
Regulator Disabled	. 85
Figure 11.1. CIP-51 Block Diagram	. 87
Figure 12.1. C8051F50x-F51x Memory Map	. 97
Figure 12.2. Flash Program Memory Map	. 98
Figure 13.1. SFR Page Stack	101
Figure 13.2. SFR Page Stack While Using SFR Page 0x0 To Access SPI0DAT	102
Figure 13.3. SFR Page Stack After CAN0 Interrupt Occurs	103
Figure 13.4. SFR Page Stack Upon PCA Interrupt Occurring During a CAN0 ISR	104
Tigule 13.4. SER Fage Stack Open FCA Interrupt Occurring During a CANO ISK	104



SFR	Definition	17.2.	RSTSRC: Reset Source	146
SFR	Definition	18.1.	EMIOCN: External Memory Interface Control	151
SFR	Definition	18.2.	EMI0CF: External Memory Configuration	152
SFR	Definition	18.3.	EMI0TC: External Memory Timing Control	157
SFR	Definition	19.1.	CLKSEL: Clock Select	166
SFR	Definition	19.2.	OSCICN: Internal Oscillator Control	168
SFR	Definition	19.3.	OSCICRS: Internal Oscillator Coarse Calibration	169
SFR	Definition	19.4.	OSCIFIN: Internal Oscillator Fine Calibration	169
SFR	Definition	19.5.	CLKMUL: Clock Multiplier	171
SFR	Definition	19.6.	OSCXCN: External Oscillator Control	173
SFR	Definition	20.1.	XBR0: Port I/O Crossbar Register 0	184
SFR	Definition	20.2.	XBR1: Port I/O Crossbar Register 1	185
SFR	Definition	20.3.	XBR2: Port I/O Crossbar Register 1	186
SFR	Definition	20.4.	P0MASK: Port 0 Mask Register	187
SFR	Definition	20.5.	P0MAT: Port 0 Match Register	187
SFR	Definition	20.6.	P1MASK: Port 1 Mask Register	188
SFR	Definition	20.7.	P1MAT: Port 1 Match Register	188
SFR	Definition	20.8.	P2MASK: Port 2 Mask Register	189
SFR	Definition	20.9.	P2MAT: Port 2 Match Register	189
SFR	Definition	20.10). P3MASK: Port 3 Mask Register	190
SFR	Definition	20.11	. P3MAT: Port 3 Match Register	190
SFR	Definition	20.12	2. P0: Port 0	191
SFR	Definition	20.13	B. POMDIN: Port 0 Input Mode	192
SFR	Definition	20.14	I. POMDOUT: Port 0 Output Mode	192
SFR	Definition	20.15	5. POSKIP: Port 0 Skip	193
SFR	Definition	20.16	6. P1: Port 1	193
SFR	Definition	20.17	2. P1MDIN: Port 1 Input Mode	194
SFR	Definition	20.18	3. P1MDOUT: Port 1 Output Mode	194
SFR	Definition	20.19	9. P1SKIP: Port 1 Skip	195
SFR	Definition	20.20). P2: Port 2	195
SFR	Definition	20.21	P2MDIN: Port 2 Input Mode	196
SFR	Definition	20.22	2. P2MDOUT: Port 2 Output Mode	196
SFR	Definition	20.23		197
SFK	Definition	20.24	E P3: P0R 3	197
SFR	Definition	20.25	P3MDIN: Port 3 Input Mode	198
SER	Definition	20.20	A PSMDOUT Port 3 Output Mode	198
SER	Definition	20.21	2. POSNIP. POILOSKIP	199
OLU OLD	Definition	20.20	D. F4. F0IL4	200
OLU OLD	Definition	20.28	INOADE: LINO Indirect Address Pagister	200
QED	Definition	∠1.1. 21.2	INODAT: LINU Indirect Data Register	200
SED	Definition	21.2. 21.2	I INOCE: LINO Control Mode Register	200
SED	Definition	∠1.3. 22.1	CANOCEG: CAN Clock Configuration	209
SED	Definition	22.1.	SMB0CE: SMBus Clock/Configuration	220
	Definition	23.1.	SMB0CN: SMBus Control	232
OF R		z٥.z.		204



Name	Pin 'F500/1/4/5 (48-pin)	Pin F508/9- F510/1 (40-pin)	Pin 'F502/3/6/7 (32-pin)	Туре	Description
P0.6	44	36	28	D I/O or A In	Port 0.6
P0.7	43	35	27	D I/O or A In	Port 0.7
P1.0	42	34	26	D I/O or A In	Port 1.0. See SFR Definition 20.16 for a description.
P1.1	41	33	25	D I/O or A In	Port 1.1.
P1.2	40	32	24	D I/O or A In	Port 1.2.
P1.3	39	31	23	D I/O or A In	Port 1.3.
P1.4	38	30	22	D I/O or A In	Port 1.4.
P1.5	37	29	21	D I/O or A In	Port 1.5.
P1.6	36	28	20	D I/O or A In	Port 1.6.
P1.7	35	27	19	D I/O or A In	Port 1.7.
P2.0	34	26	18	D I/O or A In	Port 2.0. See SFR Definition 20.20 for a description.
P2.1	33	25	17	D I/O or A In	Port 2.1.
P2.2	32	24	16	D I/O or A In	Port 2.2.
P2.3	31	23	15	D I/O or A In	Port 2.3.
P2.4	30	22	14	D I/O or A In	Port 2.4.
P2.5	29	21	13	D I/O or A In	Port 2.5.
P2.6	28	20	12	D I/O or A In	Port 2.6.
P2.7	27	19	11	D I/O or A In	Port 2.7.
P3.0	26	18	—	D I/O or A In	Port 3.0. See SFR Definition 20.24 for a description.
P3.1	25	17	—	D I/O or A In	Port 3.1.
P3.2	24	16	—	D I/O or A In	Port 3.2.
P3.3	23	15	—	D I/O or A In	Port 3.3.
P3.4	22	14	—	D I/O or A In	Port 3.4.
P3.5	21	13	—	D I/O or A In	Port 3.5.
P3.6	20	12	—	D I/O or A In	Port 3.6.

Table 3.1. Pin Definitions for the C8051F50x/F51x(Continued)





Figure 3.4. QFP-32 Pinout Diagram (Top View)



Table 5.2. Global Electrical Characteristics (Continued)

-40 to +125 °C, 24 MHz system clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Digital Supply Current—CPU	Inactive (Idle Mode, not fetching inst	tructior	is from	Flash)	
I _{DD} ⁴	V _{DD} = 2.1 V, F = 200 kHz		60		μA
	V _{DD} = 2.1 V, F = 1.5 MHz		460	_ '	μA
	V _{DD} = 2.1 V, F = 25 MHz		7.2	8.0	mA
	V _{DD} = 2.1 V, F = 50 MHz		14	16	mA
I _{DD} ⁴	V _{DD} = 2.6 V, F = 200 kHz		75		μA
	V _{DD} = 2.6 V, F = 1.5 MHz		600	_ '	μA
	V _{DD} = 2.6 V, F = 25 MHz		9.3	15	mA
	V _{DD} = 2.6 V, F = 50 MHz	-	19	25	mA
רח Supply Sensitivity ⁴	F = 25 MHz		57	<u> </u>	0/ \/
	F = 1 MHz	—'	56	'	70/ V
I _{DD} Frequency Sensitivity ^{4.6}	V_{DD} = 2.1V, F \leq 12.5 MHz, T = 25 °C		0.29		
	V _{DD} = 2.1V, F > 12.5 MHz, T = 25 °C		0.29	-	
	V_{DD} = 2.6V, F \leq 12.5 MHz, T = 25 °C		0.38	-	MA/MHZ
	V _{DD} = 2.6V, F > 12.5 MHz, T = 25 °C	'	0.38	- '	
Digital Supply Current ⁴ (Stop or Suspend Mode)	Oscillator not running, V _{DD} Monitor Disabled				
	Temp = 25 °C	'	2	—	μA
	Temp = 60 °C	'	10	—	
	Temp= 125 °C		120	_ '	

Notes:

1. Given in Table 5.4 on page 46.

2. V_{IO} should not be lower than the V_{DD} voltage.

3. SYSCLK must be at least 32 kHz to enable debugging.

- 4. Based on device characterization data; Not production tested. Does not include oscillator supply current.
- 5. IDD can be estimated for frequencies ≤ 12.5 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for >12.5 MHz, the estimate should be the current at 50 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 26 mA (50 MHz 20 MHz) * 0.48 mA/MHz = 11.6 mA.
- 6. Idle IDD can be estimated for frequencies ≤ 1 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for >1 MHz, the estimate should be the current at 50 MHz minus the difference in current indicated by the frequency sensitivity number.

For example: V_{DD} = 2.6 V; F = 5 MHz, Idle I_{DD} = 21 mA – (50 MHz – 5 MHz) x 0.41 mA/MHz = 2.6 mA.



Table 5.10. Temperature Sensor Electrical Characteristics

VDDA = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units	
Linearity		_	±0.1		°C	
Slope		_	3.33		mV/°C	
Slope Error*		_	±100		µV/°C	
Offset	Temp = 0 °C	_	856		mV	
Offset Error*	Temp = 0 °C	_	±14		mV	
Power Supply Current		_	21		μA	
Tracking Time		12		—	μs	
*Note: Represents one standard deviation from the mean.						

Table 5.11. Voltage Reference Electrical Characteristics

VDDA = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units	
Internal Reference (REFBE = 1)						
Output Voltage	25 °C ambient (REFLV = 0)	1.45	1.50	1.55	V	
	25 °C ambient (REFLV = 1), V_{DD} = 2.6 V	2.15	2.20	2.25	v	
VREF Short-Circuit Current			5	10	mA	
VREF Temperature Coefficient			33	—	ppm/°C	
Power Consumption	Internal		30	50	μA	
Load Regulation	Load Regulation Load = 0 to 200 µA to AGND		3		μV/μΑ	
VREF Turn-on Time 1	4.7 μF and 0.1 μF bypass		1.5		ms	
VREF Turn-on Time 2	0.1 μF bypass		46		μs	
Power Supply Rejection			1.3		mV/V	
External Reference (REFB	Ē = 0)					
Input Voltage Range		1.5	—	V _{DDA}	V	
Input Current	Sample Rate = 200 ksps; VREF = 1.5 V		2.2		μA	
Power Specifications						
Reference Bias Generator	REFBE = 1 or TEMPE = 1	_	21	40	μA	



6. 12-Bit ADC (ADC0)

The ADC0 on the C8051F50x/F51x consists of an analog multiplexer (AMUX0) with 35/28 total input selections and a 200 ksps, 12-bit successive-approximation-register (SAR) ADC with integrated track-and-hold, programmable window detector, programmable attenuation (1:2), and hardware accumulator. The ADC0 subsystem has a special Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shows in Figure 6.1. ADC0 inputs are single-ended and may be configured to measure P0.0-P3.7, the Temperature Sensor output, V_{DD} , or GND with respect to GND. The voltage reference for ADC0 is selected as described in Section "7. Temperature Sensor" on page 72. ADC0 is enabled when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1, or when performing conversions in Burst Mode. ADC0 is in low power shutdown when AD0EN is logic 0 and no Burst Mode conversions are taking place.



Figure 6.1. ADC0 Functional Block Diagram



9.1. Comparator Multiplexer

C8051F50x/F51x devices include an analog input multiplexer for each of the comparators to connect Port I/O pins to the comparator inputs. The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 9.5). The CMX0P3–CMX0P0 bits select the Comparator0 positive input; the CMX0N3–CMX0N0 bits select the Comparator0 negative input. Similarly, the Comparator1 inputs are selected in the CPT1MX register using the CMX1P3-CMX1P0 bits and CMX1N3-CMX1N0 bits. The same pins are available to both multiplexers at the same time and can be used by both comparators simultaneously.

Important Note About Comparator Inputs: The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "20.6. Special Function Registers for Accessing and Configuring Port I/O" on page 191).









Figure 13.1. SFR Page Stack

Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFR0CN). This function defaults to "enabled" upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) are provided in Table 13.3 in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Certain SFRs are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFRs are accessible from all SFR pages regardless of the SFRPAGE register value.

13.3. SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts. In this example, the SFR Control register is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to SPI Data Register (SFR "SPI0DAT", located at address 0xA3 on SFR Page 0x00). The device is also using the CAN peripheral (CAN0) and the Programmable Counter Array (PCA0) peripheral to generate a PWM output. The PCA is timing a critical control function in its interrupt service round so its associated ISR that is set to low priority. At this point, the SFR page is set to access the SPI0DAT SFR (SFRPAGE = 0x00). See Figure 13.2.



Table 13.3. Special Function Registers (Continued)

Register	Address	Description			
SMB0CF	0xC1	SMBus0 Configuration	232		
SMB0CN	0xC0	SMBus0 Control	234		
SMB0DAT	0xC2	SMBus0 Data	236		
SMOD0	0xA9	UART0 Mode	249		
SN0 - SN3	0xF9 - 0xFC	Serial Number Registers	96		
SP	0x81	Stack Pointer	94		
SPI0CFG	0xA1	SPI0 Configuration	259		
SPI0CKR	0xA2	SPI0 Clock Rate Control	261		
SPI0CN	0xF8	SPI0 Control	260		
SPI0DAT	0xA3	SPI0 Data	261		
TCON	0x88	Timer/Counter Control	271		
TH0	0x8C	Timer/Counter 0 High	274		
TH1	0x8D	Timer/Counter 1 High	274		
TL0	0x8A	Fimer/Counter 0 Low			
TL1	0x8B	Timer/Counter 1 Low			
TMOD	0x89	Timer/Counter Mode			
TMR2CN	0xC8	Timer/Counter 2 Control			
TMR2H	0xCD	Timer/Counter 2 High			
TMR2L	0xCC	Timer/Counter 2 Low	280		
TMR2RLH	0xCB	Timer/Counter 2 Reload High	279		
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	279		
TMR3CN	0x91	Timer/Counter 3 Control	284		
TMR3H	0x95	Timer/Counter 3 High	286		
TMR3L	0x94	Timer/Counter 3 Low	286		
TMR3RLH	0x93	Timer/Counter 3 Reload High	285		
TMR3RLL	0x92	Timer/Counter 3 Reload Low	285		
VDM0CN	0xFF	V _{DD} Monitor Control	144		
XBR0	0xE1	Port I/O Crossbar Control 0			
XBR1	0xE2	Port I/O Crossbar Control 1	185		
XBR2	0xC7	Port I/O Crossbar Control 2	186		

Note: The CAN registers are not explicitly defined in this datasheet. See Table 22.2 on page 223 for the list of all available CAN registers.



18.5.3. Split Mode with Bank Select

When EMI0CF[3:2] are set to 10, the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the internal XRAM size boundary will access on-chip XRAM space.
- Effective addresses above the internal XRAM size boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

18.5.4. External Only

When EMI0CF[3:2] are set to 11, all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the internal XRAM size boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

18.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, RD and WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in SFR Definition 18.3, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for RD or WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for RD or WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset. Table 18.3 lists the ac parameters for the External Memory Interface, and Figure 18.4 through Figure 18.9 show the timing diagrams for the different External Memory Interface modes and MOVX operations.



SFR Definition 18.3. EMI0TC: External Memory Timing Control

Bit	7	6	5	4	3	2	1	0	
Nam	e EA	S[1:0]		EWF	R[3:0]		EAH	[1:0]	
Туре	e F	R/W	R/W R/W		R/W		W		
Rese	et 1	1	1	1	1	1	1	1	
SFR A	Address = 0xA	A; SFR Page	e = 0x0F						
Bit	Name Function								
7:6	EAS[1:0]	EMIF Addre	ss Setup Ti	me Bits.					
		00: Address	setup time =	0 SYSCLK	cycles.				
		01: Address	setup time =	= 1 SYSCLK	cycle.				
		10: Address	setup time =	2 SYSCLK	cycles.				
		11: Address	 Address setup time = 3 SYSCLK cycles. 						
5:2	EWR[3:0]	EMIF WR an	nd RD Pulse	-Width Con	trol Bits.				
		0000: WR ar	nd <u>RD</u> pulse	width = $1 S^{1}$	SCLK cycle	e.			
		0001: <u>WR</u> ar	nd <u>RD</u> pulse	width = $2 S^{1}$	SCLK cycle	es.			
		0010: WR ar	nd <u>RD</u> pulse	width = $3 S^{1}$	SCLK cycle	es.			
		0011: WR an	$\frac{10}{100}$ RD pulse	width = $4 S$	SCLK cycle	es.			
		0100: WR ar	nd RD pulse	width $= 6.5$	SCLK CYCI	es.			
		0101. WR an	nd RD pulse	width $= 7.5$	SCLK Cycle				
		0111: WR an	d RD pulse	width = $8 SY$		es.			
		1000: WR ar	nd RD pulse	width = $9 S^{1}$	SCLK cycle	es.			
		1001: WR ar	nd RD pulse	width = $10 S$	SYSCLK cyc	cles.			
		1010: WR ar	nd <u>RD</u> pulse	width = $11 S$	SYSCLK cyc	les.			
		1011: <u>WR</u> ar	nd <u>RD</u> pulse	width = $12 S$	SYSCLK cyc	les.			
		1100: <u>WR</u> ar	0: <u>WR</u> and <u>RD</u> pulse width = 13 SYSCLK cycles.						
		1101: WR ar	01: WR and RD pulse width = 14 SYSCLK cycles.						
		1110: WR an	and RD pulse width = 15 SYSCLK cycles.						
		IIII. WR an		width = 16.5	ISULK CYC	ies.			
1:0	EAH[1:0]	EMIF Addre	ss Hold Tin	ne Bits.	_				
		00: Address	hold time =		ycles.				
		U1: Address	noid time =	1 SYSULK C	ycie.				
		10: Address	hold time $=$	2 3 I 30LK 0 3 8V801 K 0	ycles.				
		II. Audiess			yues.				





SFR Definition 20.15. P0SKIP: Port 0 Skip

Bit	7	6	5	4	3	2	1	0
Name	P0SKIP[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xD4; SFR Page = 0x0F

Bit	Name	Function
7:0	P0SKIP[7:0]	Port 0 Crossbar Skip Enable Bits.
		 These bits select Port 0 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar. 0: Corresponding P0.n pin is not skipped by the Crossbar. 1: Corresponding P0.n pin is skipped by the Crossbar.

SFR Definition 20.16. P1: Port 1

Bit	7	6	5	4	3	2	1	0				
Name	P1[7:0]											
Туре	R/W											
Reset	1	1	1	1	1	1	1	1				

SFR Address = 0x90; SFR Page = All Pages; Bit-Addressable

Bit	Name	Description	Write	Read
7:0	P1[7:0]	Port 1 Data. Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O.	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	0: P1.n Port pin is logic LOW. 1: P1.n Port pin is logic HIGH.



SFR Definition 20.29. P4MDOUT: Port 4 Output Mode

Bit	7	6	5	4	3	2	1	0			
Nam	e	P4MDOUT[7:0]									
Тур	R/W										
Rese	eset 0 0 0 0 0 0 0 0										
SFR /	Address = 0xAl	; SFR Page	e = 0x0F								
Bit	Name		Function								
7:0	P4MDOUT[7:	7:0] Output Configuration Bits for P4.7–P4.0 (respectively).									
		0: Corresponding P4.n Output is open-drain. 1: Corresponding P4.n Output is push-pull.									

Note: Port 4.0 is only available on the 48-pin and 40-pin packages. P4.1-P4.7 are only available on the 48-pin packages.



overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

23.3.5. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 μ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods (as defined by the timer configured for the SMBus clock source). If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.

23.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. The point at which the interrupt is generated depends on whether the hardware is acting as a data transmitter or receiver. When a transmitter (i.e. sending address/data, receiving an ACK), this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data (i.e. receiving address/data, sending an ACK), this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section 23.5 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section 23.4.2; Table 23.4 provides a quick SMB0CN decoding reference.

23.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).



SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration

Bit	7	6	5	4	3	2	1	0	
Name	ENSMB	INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBC	:S[1:0]	
Туре	R/W	R/W	R	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	

SFR Address = 0xC1; SFR Page = 0x00

Bit	Name	Function
7	ENSMB	SMBus Enable.
		This bit enables the SMBus interface when set to 1. When enabled, the interface constantly monitors the SDA and SCL pins.
6	INH	SMBus Slave Inhibit.
		When this bit is set to logic 1, the SMBus does not generate an interrupt when slave events occur. This effectively removes the SMBus slave from the bus. Master Mode interrupts are not affected.
5	BUSY	SMBus Busy Indicator.
		This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to logic 0 when a STOP or free-timeout is sensed.
4 E	EXTHOLD	SMBus Setup and Hold Time Extension Enable.
		This bit controls the SDA setup and hold times according to Table 23.2.
		0: SDA Extended Setup and Hold Times disabled.
2	SMRTOE	SMBus SCI. Timpout Detection Enable
3	SINDICE	This bit enables SCL low timeout detection. If set to logic 1, the SMBus forces
		Timer 3 to reload while SCL is high and allows Timer 3 to count when SCL goes low. If Timer 3 is configured to Split Mode, only the High Byte of the timer is held in reload while SCL is high. Timer 3 should be programmed to generate interrupts at 25 ms, and the Timer 3 interrupt service routine should reset SMBus communication.
2	SMBFTE	SMBus Free Timeout Detection Enable.
		When this bit is set to logic 1, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods.
1:0 S	SMBCS[1:0]	SMBus Clock Source Selection.
		These two bits select the SMBus clock source, which is used to generate the SMBus bit rate. The selected device should be configured according to Equation 23.1. 00: Timer 0 Overflow 01: Timer 1 Overflow 10:Timer 2 High Byte Overflow 11: Timer 2 Low Byte Overflow
2 1:0 S	SMBFTE SMBCS[1:0]	 and the Timer 3 interrupt service routine should reset SMBus commu SMBus Free Timeout Detection Enable. When this bit is set to logic 1, the bus will be considered free if SCL a high for more than 10 SMBus clock source periods. SMBus Clock Source Selection. These two bits select the SMBus clock source, which is used to gene bit rate. The selected device should be configured according to Equa 00: Timer 0 Overflow 01: Timer 1 Overflow 10:Timer 2 High Byte Overflow 11: Timer 2 Low Byte Overflow



26. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes	Timer 2 Modes	Timer 3 Modes					
13-bit counter/timer	16-bit timer with auto-reload	16-bit timer with auto-reload					
16-bit counter/timer							
8-bit counter/timer with auto-reload	Two 8-bit timers with auto-reload	Two 8-bit timers with auto-reload					
Two 8-bit counter/timers (Timer 0							
only)							

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M– T0M) and the Clock Scale bits (SCA1–SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 26.1 for pre-scaled clock selection).Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock.

Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.



SFR Definition 26.2. TCON: Timer Control

Bit	7	6	5	4	3	2	0					
Name	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Rese	t 0	0	0	0	0	0	0 0					
SFR A	ddress = 0x8	8; Bit-Addres	sable; SFR	Page = All F	Pages							
Bit	Name				Function							
7	TF1	Timer 1 Ov Set to 1 by but is autom routine.	imer 1 Overflow Flag. et to 1 by hardware when Timer 1 overflows. This flag can be cleared by software ut is automatically cleared when the CPU vectors to the Timer 1 interrupt service putine.									
6	TR1	Timer 1 Ru Timer 1 is e	imer 1 Run Control. imer 1 is enabled by setting this bit to 1.									
5	TF0	Timer 0 Ov Set to 1 by but is autom routine.	Timer 0 Overflow Flag. Set to 1 by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.									
4	TR0	Timer 0 Ru Timer 0 is e	n Control. nabled by se	etting this bi	: to 1.							
3	IE1	External In This flag is can be clea External Int	terrupt 1. set by hardw red by softwa errupt 1 serv	vare when a are but is au vice routine i	n edge/level tomatically c n edge-trigg	of type defin leared when ered mode.	ed by IT1 is the CPU ve	detected. It ectors to the				
2	IT1	Interrupt 1 This bit sele INT1 is cont SFR Definit 0: INT1 is le 1: INT1 is e	Interrupt 1 Type Select. This bit selects whether the configured INT1 interrupt will be edge or level sensitive. INT1 is configured active low or high by the IN1PL bit in the IT01CF register (see SFR Definition 14.7). 0: INT1 is level triggered. 1: INT1 is edge triggered.									
1	IEO	External In This flag is s can be clea External Inte	External Interrupt 0. This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine in edge-triggered mode.									
0	ITO	Interrupt 0 This bit sele INT0 is cont Definition 14 0: INT0 is le 1: INT0 is e	Interrupt 0 Type Select. This bit selects whether the configured INTO interrupt will be edge or level sensitive. INTO is configured active low or high by the INOPL bit in register IT01CF (see SFR Definition 14.7). 0: INTO is level triggered. 1: INTO is edge triggered.									



Operational Mode			PC	A0	СР	Mn				Ρ	CA	0PWN	
Bit Number				4	3	2	1	0	7	6	5	4–2	1–0
Capture triggered by positive edge on CEXn				0	0	0	0	Α	0	Х	В	XXX	XX
Capture triggered by negative edge on CEXn				1	0	0	0	А	0	Х	В	XXX	XX
Capture triggered by any transition on CEXn	Х	Х	1	1	0	0	0	А	0	Х	В	XXX	XX
Software Timer				0	1	0	0	А	0	Х	В	XXX	XX
High Speed Output				0	1	1	0	А	0	Х	В	XXX	XX
Frequency Output			0	0	0	1	1	А	0	Х	В	XXX	XX
8-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	Α	0	Х	В	XXX	00
9-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XXX	01
10-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	Α	D	Х	В	XXX	10
11-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	Α	D	Х	В	XXX	11
16-Bit Pulse Width Modulator			0	0	Е	0	1	А	0	Х	В	XXX	XX
 Notes: 1. X = Don't Care (no functional difference for individual module if 1 or 0). 2. A = 1 to enable interrupts for this module (PCA interrupt triggered on CCFn set to 1). 3. B = 1 to enable 8th 9th 10th or 11th bit everflow interrupt (Depends on setting of CLSEL [1:0]). 													

Table 27.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules

4. C = When set to 0, the digital comparator is off. For high speed and frequency output modes, the associated pin will not toggle. In any of the PWM modes, this generates a 0% duty cycle (output = 0).

5. D = Selects whether the Capture/Compare register (0) or the Auto-Reload register (1) for the associated channel is accessed via addresses PCA0CPHn and PCA0CPLn.

6. E = When set to 1, a match event will cause the CCFn flag for the associated channel to be set.

7. All modules set to 8, 9, 10 or 11-bit PWM mode use the same cycle length setting.

27.3.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or fall-ing-edge caused the capture.

