



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | SMBus (2-Wire/I ² C), SPI, UART/USART |
| Peripherals | POR, PWM, Temp Sensor, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.25V |
| Data Converters | A/D 25x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f507-iqr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.1. C8051F500/1/4/5 Block Diagram





Figure 4.4. QFN-48 Landing Diagram

Table 4.4. QFN-48 Landing Diagram Dimensions

| Dimension | Min | Мах | | Dimension | Min | Мах |
|-----------|----------|------|--|-----------|------|------|
| C1 | 6.80 | 6.90 | | X2 | 4.00 | 4.10 |
| C2 | 6.80 | 6.90 | | Y1 | 0.75 | 0.85 |
| e | 0.50 BSC | | | Y2 | 4.00 | 4.10 |
| X1 | 0.20 | 0.30 | | | | |

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimension and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-SM-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \,\mu m$ minimum, all the way around the pad.

Stencil Design

- 6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 9. A 3x3 array of 1.20 mm x 1.10 mm openings on a 1.40 mm pitch should be used for the center pad.

Card Assembly

- **10.** A No-Clean, Type-3 solder paste is recommended.
- **11.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





4.3. QFN-40 Package Specifications

Figure 4.5. Typical QFN-40 Package Drawing

| Dimension | Min | Тур | Max | Dimension | Min | Тур | Max |
|-----------|----------|----------|------|-----------|------|------|------|
| A | 0.80 | 0.85 | 0.90 | E2 | 4.00 | 4.10 | 4.20 |
| A1 | 0.00 | | 0.05 | L | 0.35 | 0.40 | 0.45 |
| b | 0.18 | 0.23 | 0.28 | L1 | | | 0.10 |
| D | | 6.00 BSC | | aaa | | | 0.10 |
| D2 | 4.00 | 4.10 | 4.20 | bbb | | | 0.10 |
| е | 0.50 BSC | | | ddd | | | 0.05 |
| E | 6.00 BSC | | | eee | | | 0.08 |

Table 4.5. QFN-40 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VJJD-5, except for features A, D2, and E2 which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



5. Electrical Characteristics

5.1. Absolute Maximum Specifications

Table 5.1. Absolute Maximum Ratings

| Parameter | Conditions | Min | Тур | Max | Units | | |
|--|------------|------|-----|-----------------------|-------|--|--|
| Ambient Temperature under Bias | | -55 | _ | 135 | °C | | |
| Storage Temperature | | -65 | _ | 150 | °C | | |
| Voltage on V _{REGIN} with Respect to GND | | -0.3 | _ | 5.5 | V | | |
| Voltage on V _{DD} with Respect to GND | | -0.3 | — | 2.8 | V | | |
| Voltage on VDDA with Respect to GND | | -0.3 | _ | 2.8 | V | | |
| Voltage on V _{IO} with Respect to GND | | -0.3 | — | 5.5 | V | | |
| Voltage on any Port I/O Pin or RST with Respect to GND | | -0.3 | _ | V _{IO} + 0.3 | V | | |
| Maximum Total Current through V _{REGIN} or GND | | _ | _ | 500 | mA | | |
| Maximum Output Current Sunk by \overline{RST} or any Port Pin | | _ | _ | 100 | mA | | |
| Vaximum Output Current Sourced by any Port Pin - 100 m/ | | | | | | | |
| Note: Stresses outside of the range of the "Absolute Maximum Ratings" may cause permanent damage to the | | | | | | | |

ote: Stresses outside of the range of the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



5.2. Electrical Characteristics

Table 5.2. Global Electrical Characteristics

-40 to +125 °C, 24 MHz system clock unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units |
|--|--------------------------------------|------------------|--------|-------|-------|
| Supply Input Voltage (V _{REGIN}) | | 1.8 | _ | 5.25 | V |
| Digital Supply Voltage (V _{DD}) | System Clock <u><</u> 25 MHz | V_{RST}^{1} | | 2.75 | V |
| | System Clock > 25 MHz | 2 | | 2.75 | v |
| Analog Supply Voltage (VDDA) | System Clock < 25 MHz | V_{RST}^{1} | _ | 2.75 | V |
| (Must be connected to V_{DD}) | System Clock > 25 MHz | 2 | | 2.75 | v |
| Digital Supply RAM Data Retention Voltage | | | 1.5 | | |
| Port I/O Supply Voltage (V _{IO}) | Normal Operation | 1.8 ² | _ | 5.25 | V |
| SYSCLK (System Clock) ³ | | 0 | | 50 | MHz |
| T _{SYSH} (SYSCLK High Time) | | 9 | _ | — | ns |
| T _{SYSL} (SYSCLK Low Time) | | 9 | | — | ns |
| Specified Operating Temperature Range | | -40 | _ | +125 | °C |
| Digital Supply Current—CPU | Active (Normal Mode, fetching instr | uctions | from F | lash) | |
| I _{DD} ⁴ | V _{DD} = 2.1 V, F = 200 kHz | | 95 | — | μA |
| | V _{DD} = 2.1 V, F = 1.5 MHz | — | 700 | — | μA |
| | V _{DD} = 2.1 V, F = 25 MHz | | 10 | 11 | mA |
| | V _{DD} = 2.1 V, F = 50 MHz | — | 19 | 21 | mA |
| Notes: | | | | | |

- 1. Given in Table 5.4 on page 46.
- 2. V_{IO} should not be lower than the V_{DD} voltage.
- 3. SYSCLK must be at least 32 kHz to enable debugging.
- 4. Based on device characterization data; Not production tested. Does not include oscillator supply current.
- 5. IDD can be estimated for frequencies ≤ 12.5 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for >12.5 MHz, the estimate should be the current at 50 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 26 mA (50 MHz 20 MHz) * 0.48 mA/MHz = 11.6 mA.
- 6. Idle IDD can be estimated for frequencies \leq 1 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for >1 MHz, the estimate should be the current at 50 MHz minus the difference in current indicated by the frequency sensitivity number.

For example: V_{DD} = 2.6 V; F = 5 MHz, Idle I_{DD} = 21 mA – (50 MHz – 5 MHz) x 0.41 mA/MHz = 2.6 mA.



SFR Definition 9.3. CPT1CN: Comparator1 Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|--------|--------|--------|------|---------|------|---------|
| Name | CP1EN | CP1OUT | CP1RIF | CP1FIF | CP1H | YP[1:0] | CP1H | /N[1:0] |
| Туре | R/W | R | R/W | R/W | R/W | | R/ | W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0x9D; SFR Page = 0x00

| Bit | Name | Function |
|-----|-------------|---|
| 7 | CP1EN | Comparator1 Enable Bit. 0: Comparator1 Disabled. 1: Comparator1 Enabled. |
| 6 | CP1OUT | Comparator1 Output State Flag. 0: Voltage on CP1+ < CP1 1: Voltage on CP1+ > CP1 |
| 5 | CP1RIF | Comparator1 Rising-Edge Flag. Must be cleared by software. 0: No Comparator1 Rising Edge has occurred since this flag was last cleared. 1: Comparator1 Rising Edge has occurred. |
| 4 | CP1FIF | Comparator1 Falling-Edge Flag. Must be cleared by software. 0: No Comparator1 Falling-Edge has occurred since this flag was last cleared. 1: Comparator1 Falling-Edge has occurred. |
| 3:2 | CP1HYP[1:0] | Comparator1 Positive Hysteresis Control Bits. 00: Positive Hysteresis Disabled. 01: Positive Hysteresis = 5 mV. 10: Positive Hysteresis = 10 mV. 11: Positive Hysteresis = 20 mV. |
| 1:0 | CP1HYN[1:0] | Comparator1 Negative Hysteresis Control Bits. 00: Negative Hysteresis Disabled. 01: Negative Hysteresis = 5 mV. 10: Negative Hysteresis = 10 mV. 11: Negative Hysteresis = 20 mV. |



11. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. The CIP-51 also includes on-chip debug hardware (see description in Section 28), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 11.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 50 MIPS Peak Throughput with 50 MHz Clock
- 0 to 50 MHz Clock Frequency
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security

11.1. Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.



SFR Definition 14.3. EIE1: Extended Interrupt Enable 1

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-----|------|------|-------|-------|--------|-------|
| Name | ELIN0 | ET3 | ECP1 | ECP0 | EPCA0 | EADC0 | EWADC0 | ESMB0 |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xE6; SFR Page = All Pages

| Bit | Name | Function |
|-----|--------|---|
| 7 | ELIN0 | Enable LIN0 Interrupt. This bit sets the masking of the LIN0 interrupt. 0: Disable LIN0 interrupts. 1: Enable interrupt requests generated by the LIN0INT flag. |
| 6 | ET3 | Enable Timer 3 Interrupt. This bit sets the masking of the Timer 3 interrupt. 0: Disable Timer 3 interrupts. 1: Enable interrupt requests generated by the TF3L or TF3H flags. |
| 5 | ECP1 | Enable Comparator1 (CP1) Interrupt. This bit sets the masking of the CP1 interrupt. 0: Disable CP1 interrupts. 1: Enable interrupt requests generated by the CP1RIF or CP1FIF flags. |
| 4 | ECP0 | Enable Comparator0 (CP0) Interrupt. This bit sets the masking of the CP0 interrupt. 0: Disable CP0 interrupts. 1: Enable interrupt requests generated by the CP0RIF or CP0FIF flags. |
| 3 | EPCA0 | Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. |
| 2 | EADC0 | Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. |
| 1 | EWADC0 | Enable Window Comparison ADC0 Interrupt. This bit sets the masking of ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 1: Enable interrupt requests generated by ADC0 Window Compare flag (AD0WINT). |
| 0 | ESMB0 | Enable SMBus (SMB0) Interrupt. This bit sets the masking of the SMB0 interrupt. 0: Disable all SMB0 interrupts. 1: Enable interrupt requests generated by SMB0. |



SFR Definition 14.7. IT01CF: INT0/INT1 Configuration

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-----|------------|---|-----|------------|-----|---|
| Name | IN1PL | | IN1SL[2:0] | | | IN0SL[2:0] | | |
| Туре | R/W | R/W | | | R/W | | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xE4; SFR Page = 0x0F

| Bit | Name | Function |
|-----|------------|---|
| 7 | IN1PL | INT1 Polarity. 0: INT1 input is active low. 1: INT1 input is active high. |
| 6:4 | IN1SL[2:0] | INT1 Port Pin Selection Bits. These bits select which Port pin is assigned to INT1. Note that this pin assignment is independent of the Crossbar; INT1 will monitor the assigned Port pin without disturb- ing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is configured to skip the selected pin. 000: Select P1.0 001: Select P1.1 010: Select P1.2 011: Select P1.3 100: Select P1.4 101: Select P1.5 110: Select P1.7 |
| 3 | INOPL | INTO Polarity. 0: INTO input is active low. 1: INTO input is active high. |
| 2:0 | IN0SL[2:0] | INTO Port Pin Selection Bits. These bits select which Port pin is assigned to INTO. Note that this pin assignment is independent of the Crossbar; INTO will monitor the assigned Port pin without disturb- ing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is configured to skip the selected pin. 000: Select P1.0 001: Select P1.1 010: Select P1.2 011: Select P1.3 100: Select P1.4 101: Select P1.5 110: Select P1.6 111: Select P1.7 |



| Multiplexed Mode | | | | | | |
|------------------|----------|--|--|--|--|--|
| Signal Name | Port Pin | | | | | |
| RD | P1.6 | | | | | |
| WR | P1.7 | | | | | |
| ALE | P1.5 | | | | | |
| D0/A0 | P3.0 | | | | | |
| D1/A1 | P3.1 | | | | | |
| D2/A2 | P3.2 | | | | | |
| D3/A3 | P3.3 | | | | | |
| D4/A4 | P3.4 | | | | | |
| D5/A5 | P3.5 | | | | | |
| D6/A6 | P3.6 | | | | | |
| D7/A7 | P3.7 | | | | | |
| A8 | P2.0 | | | | | |
| A9 | P2.1 | | | | | |
| A10 | P2.2 | | | | | |
| A11 | P2.3 | | | | | |
| A12 | P2.4 | | | | | |
| A13 | P2.5 | | | | | |
| A14 | P2.6 | | | | | |
| A15 | P2.7 | | | | | |

Table 18.2. EMIF Pinout (C8051F508/9-F510/1)



SFR Definition 20.8. P2MASK: Port 2 Mask Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|-------------|-----------------|---|---|---|---|---|---|--|--|
| Name | P2MASK[7:0] | | | | | | | | | |
| Туре | R/W | | | | | | | | | |
| Reset | 0 | 0 0 0 0 0 0 0 0 | | | | | | | | |

SFR Address = 0xB2; SFR Page = 0x00

| Bit | Name | Function |
|-----|-------------|---|
| 7:0 | P2MASK[7:0] | Port 2 Mask Value. |
| | | Selects P2 pins to be compared to the corresponding bits in P2MAT. 0: P2.n pin logic value is ignored and cannot cause a Port Mismatch event. 1: P2.n pin logic value is compared to P2MAT.n. |

SFR Definition 20.9. P2MAT: Port 2 Match Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|------------|-----|---|---|---|---|---|---|--|--|
| Name | P2MAT[7:0] | | | | | | | | | |
| Туре | | R/W | | | | | | | | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |

SFR Address = 0xB1; SFR Page = 0x00

| Bit | Name | Function |
|-----|------------|--|
| 7:0 | P2MAT[7:0] | Port 2 Match Value. |
| | | Match comparison value used on Port 2 for bits in P2MAT which are set to 1. 0: P2.n pin logic value is compared with logic LOW. 1: P2.n pin logic value is compared with logic HIGH. |



21.7. LIN Registers

The following Special Function Registers (SFRs) and indirect registers are available for the LIN controller.

21.7.1. LIN Direct Access SFR Registers Definitions

SFR Definition 21.1. LIN0ADR: LIN0 Indirect Address Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|-----------------|---|---|---|---|---|---|---|--|
| Name | LIN0ADR[7:0] | | | | | | | | |
| Туре | R/W | | | | | | | | |
| Reset | 0 0 0 0 0 0 0 0 | | | | | | | | |

SFR Address = 0xD3; SFR Page = 0x00

| Bit | Name | Function |
|-----|--------------|---|
| 7:0 | LIN0ADR[7:0] | LIN Indirect Address Register Bits. |
| | | This register hold an 8-bit address used to indirectly access the LIN0 core registers. Table 21.4 lists the LIN0 core registers and their indirect addresses. Reads and writes to LIN0DAT will target the register indicated by the LIN0ADR bits. |

SFR Definition 21.2. LIN0DAT: LIN0 Indirect Data Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|--------------|---|---|---|---|---|---|---|--|
| Name | LINODAT[7:0] | | | | | | | | |
| Туре | R/W | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

SFR Address = 0xD2; SFR Page = 0x00

| Bit | Name | Function |
|-----|--------------|---|
| 7:0 | LIN0DAT[7:0] | LIN Indirect Data Register Bits. |
| | | When this register is read, it will read the contents of the LIN0 core register pointed to by LIN0ADR. When this register is written, it will write the value to the LIN0 core register pointed to by LIN0ADR. |



LIN Register Definition 21.7. LIN0ERR: LIN0 Error Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|-------|------|------|-----|--------|
| Name | | | | SYNCH | PRTY | TOUT | СНК | BITERR |
| Туре | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Indirect Address = 0x0A

| Bit | Name | Function |
|-----|--------|---|
| 7:5 | Unused | Read = 000b; Write = Don't Care |
| 4 | SYNCH | Synchronization Error Bit (slave mode only). |
| | | 0: No error with the SYNCH FIELD has been detected. |
| | | 1: Edges of the SYNCH FIELD are outside of the maximum tolerance. |
| 3 | PRTY | Parity Error Bit (slave mode only). |
| | | 0: No parity error has been detected. |
| | | 1: A parity error has been detected. |
| 2 | TOUT | Timeout Error Bit. |
| | | 0: A timeout error has not been detected. |
| | | 1: A timeout error has been detected. This error is detected whenever one of the fol- lowing conditions is met: |
| | | • The master is expecting data from a slave and the slave does not respond. |
| | | The slave is expecting data but no data is transmitted on the bus. |
| | | A frame is not finished within the maximum frame length. The application does not set the DTACK bit (LINOCTRL 4) or STOP bit |
| | | (LINOCTRL.7) until the end of the reception of the first byte after the identifier. |
| 1 | СНК | Checksum Error Bit. |
| | | 0: Checksum error has not been detected. |
| | | 1: Checksum error has been detected. |
| 0 | BITERR | Bit Transmission Error Bit. |
| | | 0: No error in transmission has been detected. |
| | | 1: The bit value monitored during transmission is different than the bit value sent. |



22. Controller Area Network (CAN0)

Important Documentation Note: The Bosch CAN Controller is integrated in the C8051F500/2/4/6/8-F510 devices. This section of the data sheet gives a description of the CAN controller as an overview and offers a description of how the Silicon Labs CIP-51 MCU interfaces with the on-chip Bosch CAN controller. In order to use the CAN controller, refer to Bosch's C_CAN User's Manual as an accompanying manual to the Silicon Labs' data sheet.

The C8051F500/2/4/6/8-F510 devices feature a Control Area Network (CAN) controller that enables serial communication using the CAN protocol. Silicon Labs CAN facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the CIP-51 RAM), a message handler state machine, and control registers. Silicon Labs CAN is a protocol controller and does not provide physical layer drivers (i.e., transceivers). Figure 22.1 shows an example typical configuration on a CAN bus.

Silicon Labs CAN operates at bit rates of up to 1 Mbit/second, though this can be limited by the physical layer chosen to transmit data on the CAN bus. The CAN processor has 32 Message Objects that can be configured to transmit or receive data. Incoming data, message objects and their identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the CIP-51 MCU. In this way, minimal CPU bandwidth is needed to use CAN communication. The CIP-51 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFRs) in the CIP-51.



Figure 22.1. Typical CAN Bus Configuration



SFR Definition 26.2. TCON: Timer Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------|--------------|--|--|---|---|--|--------------------------------|-------------------------------|--|--|--|--|
| Name | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Rese | t 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| SFR A | ddress = 0x8 | 8; Bit-Addres | ; Bit-Addressable; SFR Page = All Pages | | | | | | | | | |
| Bit | Name | | Function | | | | | | | | | |
| 7 | TF1 | Timer 1 Ov Set to 1 by but is autom routine. | Fimer 1 Overflow Flag. Set to 1 by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine. | | | | | | | | | |
| 6 | TR1 | Timer 1 Ru Timer 1 is e | n Control. nabled by se | etting this bi | to 1. | | | | | | | |
| 5 | TF0 | Timer 0 Ov Set to 1 by but is autom routine. | erflow Flag. hardware whatically clea | nen Timer 0 ared when th | overflows. T e CPU vecto | his flag can l ors to the Tim | be cleared b her 0 interrup | y software ot service | | | | |
| 4 | TR0 | Timer 0 Ru Timer 0 is e | n Control. nabled by se | etting this bi | : to 1. | | | | | | | |
| 3 | IE1 | External In This flag is can be clea External Int | terrupt 1. set by hardw red by softwa errupt 1 serv | vare when a are but is au vice routine i | n edge/level tomatically c n edge-trigg | of type defin leared when ered mode. | ed by IT1 is the CPU ve | detected. It ectors to the | | | | |
| 2 | IT1 | Interrupt 1 This bit sele INT1 is cont SFR Definit 0: INT1 is le 1: INT1 is e | Type Select ects whether figured active ion 14.7). evel triggered dge triggered | t. the configu e low or high d. d. | red INT1 intention by the IN1F | rrupt will be PL bit in the I | edge or leve T01CF regis | el sensitive. ster (see | | | | |
| 1 | IEO | External In This flag is s can be clea External Inte | terrupt 0. set by hardw red by softwa errupt 0 serv | vare when a are but is au vice routine i | n edge/level tomatically c n edge-trigg | of type defin leared when ered mode. | ed by IT1 is the CPU ve | detected. It ctors to the | | | | |
| 0 | ITO | Interrupt 0 This bit sele INT0 is cont Definition 14 0: INT0 is le 1: INT0 is e | Type Select ects whether figured active 4.7). evel triggered dge triggered | t. the configur e low or high d. d. | red INTO inten by the INOF | errupt will be PL bit in regis | edge or leve ster IT01CF | el sensitive. (see SFR | | | | |



SFR Definition 26.6. TH0: Timer 0 High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|-----------------|-------------|---------------|---|----------|---|---|---|--|--|--|
| Nam | e | TH0[7:0] | | | | | | | | | |
| Туре | r pe R/W | | | | | | | | | | |
| Rese | et 0 | 0 | 0 0 0 0 0 0 0 | | | | | | | | |
| SFR A | Address = 0x8 | C; SFR Page | e = All Pages | 5 | | | | | | | |
| Bit | Name | | | | Function | | | | | | |
| 7.0 | TU0[7.0] | T: | ula Dunta | | | | | | | | |

| 7:0 | TH0[7:0] | Timer 0 High Byte. |
|-----|----------|--|
| | | The TH0 register is the high byte of the 16-bit Timer 0. |

SFR Definition 26.7. TH1: Timer 1 High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|----------|--|---|---|---|---|---|---|--|
| Nam | e | TH1[7:0] | | | | | | | |
| Type R/W | | | | | | | | | |
| Rese | et 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR Address = 0x8D; SFR Page = All Pages | | | | | | | | | |
| Bit | Name | Function | | | | | | | |
| 7:0 | TH1[7:0] | Timer 1 High Byte. | | | | | | | |
| | | The TH1 register is the high byte of the 16-bit Timer 1. | | | | | | | |





Figure 26.9. Timer 3 External Oscillator Capture Mode Block Diagram





Figure 27.9. PCA 9, 10 and 11-Bit PWM Mode Diagram

27.3.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. 16-bit PWM mode is independent of the other (8/9/10/11-bit) PWM modes. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the 16-bit counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. If the MATn bit is set to 1, the CCFn flag for the module will be set each time a 16-bit comparator match (rising edge) occurs. The CF flag in PCA0CN can be used to detect the overflow (falling edge). The duty cycle for 16-Bit PWM Mode is given by Equation 27.4.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

 $Duty Cycle = \frac{(65536 - PCA0CPn)}{65536}$

Equation 27.4. 16-Bit PWM Duty Cycle

Using Equation 27.4, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



SFR Definition 27.4. PCA0CPMn: PCA Capture/Compare Mode

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|-------|-------|-------|------|------|------|-------|
| Name | PWM16n | ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMn | ECCFn |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Addresses: PCA0CPM0 = 0xDA, PCA0CPM1 = 0xDB, PCA0CPM2 = 0xDC; PCA0CPM3 = 0xDD, PCA0CPM4 = 0xDE, PCA0CPM5 = 0xDF, SFR Page (all registers) = 0x00

| Bit | Name | Function | | | | |
|-------|---|---|--|--|--|--|
| 7 | PWM16n | 16-bit Pulse Width Modulation Enable. | | | | |
| | | This bit enables 16-bit mode when Pulse Width Modulation mode is enabled. | | | | |
| | | 1: 16-bit PWM selected. | | | | |
| 6 | ECOMn | Comparator Function Enable. | | | | |
| | | This bit enables the comparator function for PCA module n when set to 1. | | | | |
| 5 | CAPPn | Capture Positive Function Enable. | | | | |
| | | This bit enables the positive edge capture for PCA module n when set to 1. | | | | |
| 4 | CAPNn | Capture Negative Function Enable. | | | | |
| | | This bit enables the negative edge capture for PCA module n when set to 1. | | | | |
| 3 | MATn | Match Function Enable. | | | | |
| | | This bit enables the match function for PCA module n when set to 1. When enabled, | | | | |
| | | bit in PCA0MD register to be set to logic 1. | | | | |
| 2 | TOGn | Toggle Function Enable. | | | | |
| | | This bit enables the toggle function for PCA module n when set to 1. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. | | | | |
| 1 | PWMn | Pulse Width Modulation Mode Enable. | | | | |
| | | This bit enables the PWM function for PCA module n when set to 1. When enabled, a pulse width modulated signal is output on the CEXn pin. 8 to 11-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. | | | | |
| 0 | ECCFn | Capture/Compare Flag Interrupt Enable. | | | | |
| | | This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt. | | | | |
| | | 1: Enable CCFn interrupts. 1: Enable a Capture/Compare Flag interrupt request when CCFn is set. | | | | |
| Note: | When the WDTE bit is set to 1, the PCA0CPM5 register cannot be modified, and module 5 acts as the watchdog timer. To change the contents of the PCA0CPM5 register or the function of module 5, the Watchdog Timer must be disabled. | | | | | |



DOCUMENT CHANGE LIST

Revision 0.2 to Revision 1.0

- Added documentation for 40-pin QFN devices in all relevant chapters.
- Change oscillator specification for devices initially specified to have ±1.0% oscillators. All devices are now rated for ±0.5% across operating voltage and temperature.
- Removed all content from "1. System Overview" after block diagrams.
- Updated "5. Electrical Characteristics"—Updated various specifications and filled in all TBD values for all specifications.
- Updated "Table 5.11. Voltage Reference Electrical Characteristics"—Changed Minimum external reference input voltage from 0 V to 1 V.
- Updated "9. Comparators"—Fixed incorrect references to SFR Definitions 7.x.
- Updated "Table 13.1"—Added SFRs SN0, SN1, SN2, and SN3 to SFR map.
- Updated "SFR Definition 19.2" (OSCICN) Removed errant row for Bit 6. Also, Bit 3 definition changed to a Reserved bit from an Unused bit.
- Updated "20. Port Input/Output"—Added Port 4 to the crossbar diagrams and documentation.
- Updated "27.4. Watchdog Timer Mode"—Fixed incorrect references from Module 2 as the watchdog module to Module 5.

Revision 1.0 to Revision 1.1

- Updated "Ordering Information" on page 20 and Table 2.1, "Product Selection Guide," on page 21 to include -A (Automotive) devices and automotive qualification information.
- Updated supply current related specifications throughout "5. Electrical Characteristics".
- Updated SFR Definition 8.1 to change VREF high setting to 2.20 V from 2.25 V.
- Updated Table 5.12 on page 51 and Figure 9.1 on page 75 to indicate that Comparators are powered from V_{IO} and not V_{DDA}.
- Updated Table 5.12 on page 51 to fix Comparator Supply Current Typical values for Modes 2 and 3.
- Updated the Gain Table in "6.3.1. Calculating the Gain Value" to fix the ADC0GNH Value in the last row.
- Updated Table 11.1 on page 89 with correct timing for all branch instructions, MOVC, and CPL A.
- Updated "15.1. Programming the Flash Memory" to clarify behavior of 8-bit MOVX instructions and when writing/erasing Flash.
- Updated SFR Definition 15.3 to include FLEWT bit definition. This bit must be set before writing or erasing Flash. Also updated Table 5.5 to reflect new Flash Write and Erase timing.
- Updated "17.7. Flash Error Reset" with an additional cause of a Flash Error reset.
- Updated "20.1.3. Interfacing Port I/O in a Multi-Voltage System" to remove note regarding interfacing to voltages above VIO.
- Updated "23. SMBus" to remove all hardware ACK features, including SMB0ADM and SMB0ADR SFRs.
- Updated "24.3.2. Data Reception" to clarify UART receive FIFO behavior.
- Updated SFR Definition 24.1 for SCON0 to correct SFR Page to 0x00 from All Pages.

Note: All items from the C8051F50x-F51x Errata dated July 1, 2009 are incorporated into this data sheet.

