E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	33
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f509-imr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1. System Overview	. 16
2. Ordering Information	. 20
3. Pin Definitions	. 22
4. Package Specifications	. 30
4.1. QFP-48 Package Specifications	. 30
4.2. QFN-48 Package Specifications	. 32
4.3. QFN-40 Package Specifications	. 34
4.4. QFP-32 Package Specifications	. 36
4.5. QFN-32 Package Specifications	. 38
5. Electrical Characteristics	. 40
5.1. Absolute Maximum Specifications	. 40
5.2. Electrical Characteristics	. 41
6. 12-Bit ADC (ADC0)	. 52
6.1. Modes of Operation	. 53
6.1.1. Starting a Conversion	. 53
6.1.2. Tracking Modes	. 53
6.1.3. Timing	. 54
6.1.4. Burst Mode	. 55
6.2. Output Code Formatting	. 57
6.2.1. Settling Time Requirements	. 57
6.3. Selectable Gain	. 58
6.3.1. Calculating the Gain Value	. 58
6.3.2. Setting the Gain Value	. 60
6.4. Programmable Window Detector	. 66
6.4.1. Window Detector In Single-Ended Mode	. 68
6.5. ADC0 Analog Multiplexer	. 70
7. Temperature Sensor	. 72
8. Voltage Reference	. 73
9. Comparators	. 75
9.1. Comparator Multiplexer	. 81
10. Voltage Regulator (REG0)	. 84
11. CIP-51 Microcontroller	. 86
11.1. Performance	. 86
11.2. Instruction Set	. 88
11.2.1. Instruction and CPU Timing	. 88
11.3. CIP-51 Register Descriptions	. 92
11.4. Serial Number Special Function Registers (SFRs)	. 96
12. Memory Organization	. 97
12.1. Program Memory	. 98
12.1.1. MOVX Instruction and Program Memory	. 98
12.2. Data Memory	. 98
12.2.1. Internal RAM	. 98
12.2.1.1. General Purpose Registers	. 99
12.2.1.2. Bit Addressable Locations	. 99



List of Figures

Figure 1.1 C2051E500/1/1/5 Plack Diagram	17
Figure 1.2. C8051F500/1/4/5 Block Diagram	10
Figure 1.2. C80511 500/9-1 510/1 Diock Diagram	10
Figure 3.1 OED 49 Disout Diagram (Top View)	- 19 - 25
Figure 3.2. OEN-48 Pinout Diagram (Top View)	20
Figure 3.2. QFN-46 Finout Diagram (Top View)	20
Figure 3.3. QFN-40 Pinout Diagram (Top View)	. 21
Figure 3.4. QFP-32 Pinout Diagram (Top View)	. 20
Figure 3.5. QFN-32 Pinoul Diagram (Top View)	. 29
Figure 4.1. QFP-48 Package Drawing	. 30
Figure 4.2. QFP-48 Landing Diagram	31
Figure 4.3. QFN-48 Package Drawing	. 32
Figure 4.4. QFN-48 Landing Diagram	. 33
Figure 4.5. Typical QFN-40 Package Drawing	. 34
Figure 4.6. QFN-40 Landing Diagram	. 35
Figure 4.7. QFP-32 Package Drawing	. 36
Figure 4.8. QFP-32 Package Drawing	. 37
Figure 4.9. QFN-32 Package Drawing	. 38
Figure 4.10. QFN-32 Package Drawing	. 39
Figure 5.1. Minimum VDD Monitor Threshold vs. System Clock Frequency	. 44
Figure 6.1. ADC0 Functional Block Diagram	. 52
Figure 6.2. ADC0 Tracking Modes	. 54
Figure 6.3. 12-Bit ADC Tracking Mode Example	. 55
Figure 6.4. 12-Bit ADC Burst Mode Example With Repeat Count Set to 4	. 56
Figure 6.5. ADC0 Equivalent Input Circuit	. 58
Figure 6.6. ADC Window Compare Example: Right-Justified Data	. 69
Figure 6.7. ADC Window Compare Example: Left-Justified Data	. 69
Figure 6.8. ADC0 Multiplexer Block Diagram	. 70
Figure 7.1. Temperature Sensor Transfer Function	. 72
Figure 8.1. Voltage Reference Functional Block Diagram	. 73
Figure 9.1. Comparator Functional Block Diagram	. 75
Figure 9.2. Comparator Hysteresis Plot	. 76
Figure 9.3. Comparator Input Multiplexer Block Diagram	. 81
Figure 10.1. External Capacitors for Voltage Regulator Input/Output—	
Regulator Enabled	. 84
Figure 10.2. External Capacitors for Voltage Regulator Input/Output—	
Regulator Disabled	. 85
Figure 11.1. CIP-51 Block Diagram	. 87
Figure 12.1. C8051F50x-F51x Memory Map	. 97
Figure 12.2. Flash Program Memory Map	. 98
Figure 13.1. SFR Page Stack	101
Figure 13.2. SFR Page Stack While Using SFR Page 0x0 To Access SPI0DAT	102
Figure 13.3. SFR Page Stack After CAN0 Interrupt Occurs	103
Figure 13.4. SFR Page Stack Upon PCA Interrupt Occurring During a CAN0 ISR	104
Tigule 13.4. SER Fage Stack Open FCA Interrupt Occurring During a CANO ISK	104



SFR Definition 23.3. SMB0DAT: SMBus Data	236
SFR Definition 24.1. SCON0: Serial Port 0 Control	248
SFR Definition 24.2. SMOD0: Serial Port 0 Control	249
SFR Definition 24.3. SBUF0: Serial (UART0) Port Data Buffer	250
SFR Definition 24.4. SBCON0: UART0 Baud Rate Generator Control	250
SFR Definition 24.6. SBRLL0: UART0 Baud Rate Generator Reload Low Byte	251
SFR Definition 24.5. SBRLH0: UART0 Baud Rate Generator Reload High Byte	251
SFR Definition 25.1. SPI0CFG: SPI0 Configuration	259
SFR Definition 25.2. SPI0CN: SPI0 Control	260
SFR Definition 25.3. SPI0CKR: SPI0 Clock Rate	261
SFR Definition 25.4. SPI0DAT: SPI0 Data	261
SFR Definition 26.1. CKCON: Clock Control	266
SFR Definition 26.2. TCON: Timer Control	271
SFR Definition 26.3. TMOD: Timer Mode	272
SFR Definition 26.4. TL0: Timer 0 Low Byte	273
SFR Definition 26.5. TL1: Timer 1 Low Byte	273
SFR Definition 26.6. TH0: Timer 0 High Byte	274
SFR Definition 26.7. TH1: Timer 1 High Byte	274
SFR Definition 26.8. TMR2CN: Timer 2 Control	278
SFR Definition 26.9. TMR2RLL: Timer 2 Reload Register Low Byte	279
SFR Definition 26.10. TMR2RLH: Timer 2 Reload Register High Byte	279
SFR Definition 26.11. TMR2L: Timer 2 Low Byte	280
SFR Definition 26.12. TMR2H Timer 2 High Byte	280
SFR Definition 26.13. TMR3CN: Timer 3 Control	284
SFR Definition 26.14, TMR3RI I : Timer 3 Reload Register I ow Byte	285
SFR Definition 26.15. TMR3RI H: Timer 3 Reload Register High Byte	285
SFR Definition 26.16. TMR3I : Timer 3 I ow Byte	286
SFR Definition 26.17, TMR3H Timer 3 High Byte	286
SFR Definition 27.1 PCA0CN [·] PCA Control	300
SFR Definition 27.2 PCA0MD [•] PCA Mode	301
SFR Definition 27.3 PCA0PWM [•] PCA PWM Configuration	302
SFR Definition 27.4 PCA0CPMn ⁻ PCA Capture/Compare Mode	303
SFR Definition 27.5 PCA0I · PCA Counter/Timer Low Byte	304
SFR Definition 27.6. PCA0H: PCA Counter/Timer High Byte	304
SFR Definition 27.7 PCA0CPL n: PCA Capture Module Low Byte	305
SFR Definition 27.8 PCA0CPHn: PCA Capture Module High Byte	305
C2 Register Definition 28.1 C2ADD: C2 Address	306
C2 Register Definition 28.2 DEVICEID: C2 Device ID	307
C2 Register Definition 28.3 REVID: C2 Revision ID	307
C2 Register Definition 28.4 FPCTI : C2 Flash Programming Control	307
C2 Register Definition 28.5. EDDAT: C2 Flash Programming Data	300
Oz negister Deminitori 20.3. FT DAT. Oz Flash Frogramming Data	500





4.5. QFN-32 Package Specifications

Figure 4.9. QFN-32 Package Drawing

Dimension	Min	Тур	Max		Dimension	Min	Тур	Max
A	0.80	0.9	1.00		E2	3.20	3.30	3.40
A1	0.00	0.02	0.05		L	0.30	0.40	0.50
b	0.18	0.25	0.30		L1	0.00	—	0.15
D	5.00 BSC.				aaa	_	—	0.15
D2	3.20	3.30	3.40		bbb	—	—	0.15
е	0.50 BSC.				ddd	_	—	0.05
E	5.00 BSC.				eee	_	—	0.08

Table 4.9. QFN-32 Package Dimensions

Notes:

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation VGGD except for custom features D2, E2, and L which are toleranced per supplier designation.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



5.2. Electrical Characteristics

Table 5.2. Global Electrical Characteristics

-40 to +125 °C, 24 MHz system clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Supply Input Voltage (V _{REGIN})		1.8	_	5.25	V
Digital Supply Voltage (V _{DD})	System Clock <u><</u> 25 MHz	V_{RST}^{1}		2.75	V
	System Clock > 25 MHz	2		2.75	v
Analog Supply Voltage (VDDA)	V_{RST}^{1}	_	2.75	V	
(Must be connected to V_{DD})	System Clock > 25 MHz	2		2.75	v
Digital Supply RAM Data Retention Voltage			1.5		
Port I/O Supply Voltage (V _{IO})	Normal Operation	1.8 ²	_	5.25	V
SYSCLK (System Clock) ³		0		50	MHz
T _{SYSH} (SYSCLK High Time)		9	_	—	ns
T _{SYSL} (SYSCLK Low Time)		9		—	ns
Specified Operating Temperature Range		-40	_	+125	°C
Digital Supply Current—CPU	Active (Normal Mode, fetching instr	uctions	from F	lash)	
I _{DD} ⁴	V _{DD} = 2.1 V, F = 200 kHz		95	—	μA
	V _{DD} = 2.1 V, F = 1.5 MHz	—	700	—	μA
	V _{DD} = 2.1 V, F = 25 MHz		10	11	mA
	V _{DD} = 2.1 V, F = 50 MHz	—	19	21	mA
Notes:					

- 1. Given in Table 5.4 on page 46.
- 2. V_{IO} should not be lower than the V_{DD} voltage.
- 3. SYSCLK must be at least 32 kHz to enable debugging.
- 4. Based on device characterization data; Not production tested. Does not include oscillator supply current.
- 5. IDD can be estimated for frequencies ≤ 12.5 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for >12.5 MHz, the estimate should be the current at 50 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 26 mA (50 MHz 20 MHz) * 0.48 mA/MHz = 11.6 mA.
- 6. Idle IDD can be estimated for frequencies \leq 1 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for >1 MHz, the estimate should be the current at 50 MHz minus the difference in current indicated by the frequency sensitivity number.

For example: V_{DD} = 2.6 V; F = 5 MHz, Idle I_{DD} = 21 mA – (50 MHz – 5 MHz) x 0.41 mA/MHz = 2.6 mA.



Table 5.4. Reset Electrical Characteristics

-40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	VIO = 5 V; IOL = 70 µA			40	mV
RST Input High Voltage		0.7 x V _{IO}		—	
RST Input Low Voltage		_		0.3 x V _{IO}	
RST Input Pullup Current	RST = 0.0 V, VIO = 5 V		47	115	μA
V _{DD} RST Threshold (V _{RST-LOW})		1.65	1.75	1.80	V
V _{DD} RST Threshold (V _{RST-HIGH})		2.25	2.30	2.45	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation VDD = 2.1V VDD = 2.5V	200 200	370 270	600 600	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000		130	160	μs
Minimum RST Low Time to Generate a System Reset		6	—	_	μs
V _{DD} Monitor Turn-on Time			60	100	μs
V _{DD} Monitor Supply Current		_	1	2	μA

Table 5.5. Flash Electrical Characteristics

 V_{DD} = 1.8 to 2.75 V, –40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units		
Flash Size	C8051F500/1/2/3/8/9	6		Bytes			
	C8051F504/5/6/7-F510/1	32768					
Endurance		20 k	150 k	_	Erase/Write		
Flash Retention	85 °C	10	_	_	Years		
Erase Cycle Time	25 MHz System Clock	28	30	45	ms		
Write Cycle Time	25 MHz System Clock	79	84	125	μs		
V _{DD}	Write / Erase operations	V _{RST-HIGH} ²		_	V		
 On the 64K Flash devices, 1024 bytes at addresses 0xFC00 to 0xFFFF are reserved. See Table 5.4 for the V_{RST-HIGH} specification. 							



Table 5.9. ADC0 Electrical Characteristics

VDDA = 1.8 to 2.75 V, -40 to +125 °C, VREF = 1.5 V (REFSL=0) unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy		1	1	.1	1
Resolution			12		bits
Integral Nonlinearity		T —	±0.5	±3	LSB
Differential Nonlinearity	Guaranteed Monotonic	T —	±0.5	±1	LSB
Offset Error ¹		-10	-1.8	10	LSB
Full Scale Error		-20	1.7	20	LSB
Offset Temperature Coefficient		1 —	-2	1 —	ppm/°C
Dynamic performance (10 kHz s	ine-wave single-ended input	t, 1 dB b	elow Full	Scale, 200	ksps)
Signal-to-Noise Plus Distortion		63	66	_	dB
Total Harmonic Distortion	Up to the 5th harmonic	1 —	82	1 —	dB
Spurious-Free Dynamic Range		—	-84	—	dB
Conversion Rate					
SAR Conversion Clock				3.6	MHz
Conversion Time in SAR Clocks ²		13	—	<u> </u>	clocks
Track/Hold Acquisition Time ³	VDDA <u>></u> 2.0 V VDDA < 2.0 V	1.5	—	—	μs
Throughput Rate ⁴	VDDA ≥ 2.0 V			200	ksps
Analog Inputs					
ADC Input Voltage Range ⁵	gain = 1.0 (default) gain = n	0 0	_	VREF VREF/n	V
Absolute Pin Voltage with Respect to GND		0		V _{IO}	V
Sampling Capacitance			32		pF
Input Multiplexer Impedance			3		kΩ
Power Specifications					
Power Supply Current (VDDA supplied to ADC0)	Operating Mode, 200 ksps	_	1100	1500	μA
Burst Mode (Idle)			1100	1500	μA
Power-On Time		5			μs
Power Supply Rejection Ratio		—	-60		dB

Notes:

1. Represents one standard deviation from the mean. Offset and full-scale error can be removed through calibration.

2. An additional 2 FCLK cycles are required to start and complete a conversion

3. Additional tracking time may be required depending on the output impedance connected to the ADC input. See Section "6.2.1. Settling Time Requirements" on page 57.

4. An increase in tracking time will decrease the ADC throughput.

5. See Section "6.3. Selectable Gain" on page 58 for more information about the setting the gain.



SFR Definition 6.11. ADC0LTH: ADC0 Less-Than Data High Byte

Bit	7	6	5	4	3	2	1	0	
Nam	ADC0LTH[7:0]								
Туре	e	R/W							
Rese	et 0	0	0	0	0	0	0	0	
SFR A	SFR Address = 0xC6; SFR Page = 0x00								
Bit	Name		Function						
7:0	ADC0LTH[7:0] ADC0 Less-Than Data Word High-Order Bits.								

SFR Definition 6.12. ADC0LTL: ADC0 Less-Than Data Low Byte

Bit	7	6	5	4	3	2	1	0
Name	ADC0LTL[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0
SFR Address = 0xC5; SFR Page = 0x00								

Bit	Name	Function
7:0	ADC0LTL[7:0]	ADC0 Less-Than Data Word Low-Order Bits.

6.4.1. Window Detector In Single-Ended Mode

Figure 6.6 example data shows two window comparisons for right-justified with ADC0LTH:ADC0LTL = 0x0200 (512d) and ADC0GTH:ADC0GTL = 0x0100 (256d). The input voltage can range from 0 to V_{REF} x (4095/4096) with respect to GND, and is represented by a 12-bit unsigned integer value. The repeat count is set to one. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0100 < ADC0H:ADC0L < 0x0200). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0100 or ADC0H:ADC0L > 0x0200). Figure 6.7 shows an example using left-justified data with the same comparison values.



SFR Definition 11.3. SP: Stack Pointer

Bit	7	6	5	4	3	2	1	0	
Name	SP[7:0]								
Туре				R/	W				
Reset	0	0	0	0	0	1	1	1	
SFR Ad	SFR Address = 0x81; SFR Page = All Pages								

Bit	Name	Function
7:0	SP[7:0]	Stack Pointer.
		The Stack Pointer holds the location of the top of the stack. The stack pointer is incre- mented before every PUSH operation. The SP register defaults to 0x07 after reset.

SFR Definition 11.4. ACC: Accumulator

Bit	7	6	5	4	3	2	1	0	
Name	ne ACC[7:0]								
Туре		R/W							
Reset	0	0	0	0	0	0	0	0	
SFR Ac	ldress = 0xE	0; SFR Page	e = All Pages	; Bit-Addres	sable				
Rit	Namo				Eunction				

Bit	Name	Function
7:0	ACC[7:0]	Accumulator.
		This register is the accumulator for arithmetic operations.

SFR Definition 11.5. B: B Register

Bit	7	6	5	4	3	2	1	0			
Name	B[7:0]										
Туре		R/W									
Reset	0	0	0	0	0	0	0	0			
	drace - OvF(N SER Page		· Rit-Addres	abla						

SFR Address = 0xF0; SFR Page = All Pages; Bit-Addressable

Bit	Name	Function					
7:0	B[7:0]	B Register.					
		This register serves as a second accumulator for certain arithmetic operations.					



C8051F50x/F51x

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT1 external interrupts, respectively. If an INT0 or INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



SFR Definition 16.1. PCON: Power Control

Bit	7	6	5	4	3	2	1	0
Name				STOP	IDLE			
Туре			R/W	R/W				
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x87; SFR Page = All Pages

Bit	Name	Function
7:2	GF[5:0]	General Purpose Flags 5–0.
		These are general purpose flags for use under software control.
1	STOP	Stop Mode Select. Setting this bit will place the CIP-51 in Stop mode. This bit will always be read as 0. 1: CPU goes into Stop mode (internal oscillator stopped).
0	IDLE	IDLE: Idle Mode Select. Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0. 1: CPU goes into Idle mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, Serial Ports, and Analog Peripherals are still active.)



18. External Data Memory Interface and On-Chip XRAM

For C8051F50x/F51x devices, 4 kB of RAM are included on-chip and mapped into the external data memory space (XRAM). Additionally, an External Memory Interface (EMIF) is available on the C8051F500/1/4/5 and C8051F508/9-F510/1 devices, which can be used to access off-chip data memories and memorymapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in SFR Definition 18.1).

Note: The MOVX instruction can also be used for writing to the Flash memory. See Section "15. Flash Memory" on page 129 for details. The MOVX instruction accesses XRAM by default.

18.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

18.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOVDPTR, #1234h; load DPTR with 16-bit address to read (0x1234)MOVXA, @DPTR; load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

18.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

MOV	EMIOCN, #12h	; load high byte of address into EMIOCN	
MOV	R0, #34h	; load low byte of address into R0 (or R1)	
MOVX	a, @R0	; load contents of 0x1234 into accumulator .	А



18.6.2. Multiplexed Mode 18.6.2.1. 16-bit MOVX: EMI0CF[4:2] = 001, 010, or 011



Muxed 16-bit WRITE





19.2. Programmable Internal Oscillator

All C8051F50x/F51x devices include a programmable internal high-frequency oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICRS and OSCIFIN registers defined in SFR Definition 19.3 and SFR Definition 19.4. On C8051F50x/F51x devices, OSCICRS and OSCIFIN are factory calibrated to obtain a 24 MHz base frequency. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, 8, 16, 32, 64, or 128, as defined by the IFCN bits in register OSCICN. The divide value defaults to 128 following a reset.

19.2.1. Internal Oscillator Suspend Mode

When software writes a logic 1 to SUSPEND (OSCICN.5), the internal oscillator is suspended. If the system clock is derived from the internal oscillator, the input clock to the peripheral or CIP-51 will be stopped until one of the following events occur:

- Port 0 Match Event.
- Port 1 Match Event.
- Port 2 Match Event.
- Port 3 Match Event.
- Comparator 0 enabled and output is logic 0.

When one of the oscillator awakening events occur, the internal oscillator, CIP-51, and affected peripherals resume normal operation, regardless of whether the event also causes an interrupt. The CPU resumes execution at the instruction following the write to SUSPEND.

Note: When entering suspend mode, firmware must set the ZTCEN bit in REF0CN (SFR Definition 8.1).



SFR Definition 20.15. P0SKIP: Port 0 Skip

Bit	7	6	5	4	3	2	1	0				
Name		P0SKIP[7:0]										
Туре		R/W										
Reset	0	0	0	0	0	0	0	0				

SFR Address = 0xD4; SFR Page = 0x0F

Bit	Name	Function
7:0	P0SKIP[7:0]	Port 0 Crossbar Skip Enable Bits.
		 These bits select Port 0 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar. 0: Corresponding P0.n pin is not skipped by the Crossbar. 1: Corresponding P0.n pin is skipped by the Crossbar.

SFR Definition 20.16. P1: Port 1

Bit	7	6	5	4	3	2	1	0			
Name		P1[7:0]									
Туре		R/W									
Reset	1	1	1	1	1	1	1	1			

SFR Address = 0x90; SFR Page = All Pages; Bit-Addressable

Bit	Name	Description	Write	Read
7:0	P1[7:0]	Port 1 Data. Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O.	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	0: P1.n Port pin is logic LOW. 1: P1.n Port pin is logic HIGH.



All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 23.3 illustrates a typical SMBus transaction.



Figure 23.3. SMBus Transaction

23.3.1. Transmitter vs. Receiver

On the SMBus communications interface, a device is the "transmitter" when it is sending an address or data byte to another device on the bus. A device is a "receiver" when an address or data byte is being sent to it from another device on the bus. The transmitter controls the SDA line during the address or data byte. After each byte of address or data information is sent by the transmitter, the receiver sends an ACK or NACK bit during the ACK phase of the transfer, during which time the receiver controls the SDA line.

23.3.2. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "23.3.5. SCL High (SMBus Free) Timeout" on page 229). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

23.3.3. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I²C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

23.3.4. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to



23.5.4. Read Sequence (Slave)

During a read sequence, an SMBus master reads data from a slave device. The slave in this transfer will be a receiver during the address byte, and a transmitter during all data bytes. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. The software must respond to the received slave address with an ACK, or ignore the received slave address with a NACK. The interrupt will occur after the ACK cycle.

If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are transmitted. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should not be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 23.8 shows a typical slave read sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that all of the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.





23.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the tables, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. The shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed by hardware but do not conform to the SMBus specification.



SFR Definition 25.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

SFR Address = 0xA1; SFR Page = 0x00

Bit	Name	Function				
7	SPIBSY	SPI Busy.				
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).				
6	MSTEN	Master Mode Enable.				
		0: Disable master mode. Operate in slave mode.				
		1: Enable master mode. Operate as a master.				
5	CKPHA	SPI0 Clock Phase.				
		0: Data centered on first edge of SCK period.*				
		1: Data centered on second edge of SCK period.				
4	CKPOL	SPI0 Clock Polarity.				
		0: SCK line low in idle state.				
		1: SCK line high in idle state.				
3	SLVSEL	Slave Selected Flag.				
		This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected				
		not indicate the instantaneous value at the NSS pin, but rather a de-glitched ver-				
		sion of the pin input.				
2	NSSIN	NSS Instantaneous Pin Input.				
		This bit mimics the instantaneous value that is present on the NSS port pin at the				
	ODMT					
1	SRMT	Shift Register Empty (valid in slave mode only).				
		I his bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer.				
		or write to the receive buffer. It returns to logic 0 when a data byte is transferred to				
		the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when				
		in Master Mode.				
0	RXBMT	Receive Buffer Empty (valid in slave mode only).				
		This bit will be set to logic 1 when the receive buffer has been read and contains no				
		new information. If there is new information available in the receive buffer that has				
Nete		hete en MOSL is sempled in the center of each date bit is meeter made, date or MICO is				
Note:	sampled one S	Source on MOSO is sampled in the center of each data bit. In master mode, data on MISO is (SCLK before the end of each data bit, to provide maximum settling time for the slave device.				
	See Table 25.1 for timing parameters.					



C8051F50x/F51x

SFR Definition 26.6. TH0: Timer 0 High Byte

Bit	7	6	5	4	3	2	1	0	
Nam	E TH0[7:0]								
Туре	ype R/W								
Rese	et 0	0	0	0	0	0	0	0	
SFR Address = 0x8C; SFR Page = All Pages									
Bit	Name	Function							
7.0	TU0[7.0]	Times 0 High Date							

7:0	TH0[7:0]	Timer 0 High Byte.
		The TH0 register is the high byte of the 16-bit Timer 0.

SFR Definition 26.7. TH1: Timer 1 High Byte

Bit	7	6	5	4	3	2	1	0
Nam	ne TH1[7:0]							
Туре	R/W							
Rese	et 0	0	0	0	0	0	0	0
SFR Address = 0x8D; SFR Page = All Pages								
Bit	Name	Name Function						
7:0	TH1[7:0]	7:0] Timer 1 High Byte.						
		The TH1 register is the high byte of the 16-bit Timer 1.						



C8051F50x/F51x



Figure 27.4. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.

27.3.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

