E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	Ethernet, I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	38
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	24К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51cn128cgt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MCF51CN128 Rev. 4, 5/2009

MCF51CN128 ColdFire **Microcontroller** Cover: MCF51CN128

The MCF51CN128 device is a low-cost, low-power, high-performance 32-bit ColdFire V1 microcontroller (MCU) featuring 10/100 BASE-T/TX fast ethernet controller (FEC), media independent interface (MII) to connect an external physical transceiver (PHY), and multi-function external bus interface.

MCF51CN128 also has multiple communication interfaces for various ethernet gateway applications. MCF51CN128 is the first ColdFire V1 device to incorporate ethernet and external bus interface along with new features to minimize power consumption and increase functionality in low-power modes.

The MCF51CN128 features the following functional units:

- 32-bit ColdFire V1 Central Processing Unit (CPU)
 - Up to 50.33 MHz ColdFire CPU from 3.6 V to 3.0 V, up to 40 MHz CPU from 3.0 V to 2.1 V, and up to 20 MHz CPU from 2.1 V to 1.8 V across temperature range of -40 °C to 85 °C
 - Provides 0.94 Dhrystone 2.1 MIPS per MHz performance when running from internal RAM (0.76 DMIPS/MHz from flash)
 - ColdFire Instruction Set Revision C (ISA C)
 - Support for up to 45 peripheral interrupt requests and 7 software interrupts
- On-Chip Memory
 - 128 KB Flash, 24 KB RAM
 - Flash read/program/erase over full operating voltage and temperature
 - On-chip memory aliased to create a contiguous memory space with off-chip memory
 - Security circuitry to prevent unauthorized access to Peripherals, RAM, and flash contents
- Ethernet
 - FEC—10/100 BASE-T/TX, bus-mastering fast ethernet controller with direct memory access (DMA); supports half or full duplex; operation is limited to 3.0 V to 3.6 V

MCF51CN128



80 LQFP 14 mm × 14 mm

64 LQFP $10 \text{ mm} \times 10 \text{ mm}$

 $7 \text{ mm} \times 7 \text{ mm}$

- MII-media independent interface to connect ethernet controller to external PHY; includes output clock for external PHY
- External Bus
 - Mini-FlexBus—Multi-function external bus interface; supports up to 1 MB memories, gate-array logic, simple slave device or glueless interfaces to standard chip-selected asynchronous memories
 - Programmable options: access time per chip select, burst and burst-inhibited transfers per chip select, transfer direction, and address setup and hold times
- · Power-Saving Modes
 - Two low-power stop modes, one of which allows limited use of some peripherals (ADC, KBI, RTC)
 - _ Reduced-power wait mode shuts off CPU and allows full use of all peripherals; FEC can remain active and conduct DMA transfers to RAM and assert an interrupt to wake up the CPU upon completion
 - Low-power run and wait modes allow peripherals to run _ while the voltage regulator is in standby
 - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
 - Low-power external oscillator that can be used in stop3 mode to provide accurate clock source to active peripherals
 - Low-power real-time counter for use in run, wait, and stop modes with internal and external clock sources
 - 6 µs typical wake-up time from stop3 mode
 - Pins and clocks to peripherals not available in smaller packages are automatically disabled for reduced current consumption; no user interaction is needed
- Clock Source Options
 - Oscillator (XOSC) Loop-control pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 25 MHz
 - Multi-Purpose Clock Generator (MCG) Flexible clock source module with either frequency-locked-loop (FLL) or phase-lock loop (PLL) clock options. FLL can be controlled by internal or external reference and

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



© Freescale Semiconductor, Inc., 2009. All rights reserved.



Pin Assignments

2 Pin Assignments

This section describes the pin assignments for the available packages. See for pin availability by package pin-count.



Figure 2. Pin Assignments in 80-Pin LQFP Package



80-Pin	64-Pin	48-Pin	Default Function	Alt 1	Alt 2	Alt 3	Comment
4	4	4	PTA1	MII_MDIO	_	SDA2	—
5	5	5	PTA2	MII_MDC	_	SCL2	—
6	6	6	PTA3	MII_RXD3	TXD3	_	—
7	7	7	PTA4	MII_RXD2	RXD3	_	—
8	8	8	PTA5	MII_RXD1	SPSCK2	_	—
9	9	9	PTA6	MII_RXD0	MISO2	_	—
10	10	10	PTA7	MII_RX_DV	MOSI2	_	—
11	11	11	PTB0	MII_RX_CLK	SS2	_	—
12	12	12	PTB1	MII_RX_ER	_	TMRCLK1	—
13	13	—	PTF0/RGPIO8	—	FB_A19/FB_AD19	_	RGPIO_ENB selects
14	14	—	PTF1/RGPIO9	—	FB_A18/FB_AD18	_	and RGPIO
15	15	—	PTF2/RGPIO10	—	FB_A17/FB_AD17	_	
16	16	—	PTF3/RGPIO11	—	FB_A16/FB_AD16	_	
17	—	—	PTH0	_	FB_A15/FB_AD15	_	—
18	—	—	PTH1	_	FB_OE	_	—
19	—	—	PTH2	_	FB_D7	TMRCLK1	—
20	—	—	PTH3	_	FB_D6	TPM2CH0	—
21	17	13	VDD2	—	_	_	—
22	18	14	VSS2	_	_	_	—
23	19	15	PTB2	MII_TX_ER	SS1	_	—
24	20	16	PTB3	MII_TX_CLK	MOSI1	_	—
25	21	17	PTB4	MII_TX_EN	MISO1	_	—
26	22	18	PTB5	MII_TXD0	SPSCK1	_	—
27	23	19	PTB6	MII_TXD1	_	TPM2CH0	—
28	24	20	PTB7	MII_TXD2	_	TPM2CH1	-
29	25	21	PTC0	MII_TXD3	_	TPM2CH2	-
30	26	22	PTC1	MII_COL	_	SCL1	—
31	27	23	PTC2	MII_CRS	—	SDA1	—

Table 2. Package Pin Assignments (continued)



3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Ρ	These parameters are guaranteed during production testing on each individual device.
С	These parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	These parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	These parameters are derived mainly from simulations.

Table 3. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	± 25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 4. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 2 All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

	Rating	Symbol	Value	Unit
Operati (packag	ng temperature range jed)	T _A	T _L to T _H (–40 to 85 or 0 to 70) ¹	°C
Maximu	im junction temperature	Т _{ЈМ}	95	°C
Thermal resistance Single-layer board				
	48-pin QFN		81	
	64-pin LQFP	θ_{JA}	69	°C/W
	80-pin LQFP		60	
Therma Four-	l resistance layer board			
	48-pin QFN		26	
	64-pin LQFP	θ_{JA}	50	°C/W
	80-pin LQFP		47	

Table 5. Thermal C	haracteristics
--------------------	----------------

¹ Depending on device.

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .



Num	С	Characteristic	Symbol	Condition	Min	Typ ¹	Мах	Unit
17	Ρ	Low-voltage detection threshold — low range ⁸	V _{LVDL}	V _{DD} falling V _{DD} rising	1.70 1.80	1.83 1.89	1.95 2.00	v
18	Ρ	Low-voltage warning threshold — high range ⁸	V _{LVWH}	V _{DD} falling V _{DD} rising	2.50 2.50	2.62 2.62	2.70 2.70	v
19	Ρ	Low-voltage warning threshold — low range ⁸	V _{LVWL}	V _{DD} falling V _{DD} rising	2.25 2.29	2.32 2.39	2.45 2.49	v
20	Ρ	Bandgap Voltage Reference ¹⁰	V _{BG}	_	1.15	1.17	1.18	V

Table 8. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested

² As an exception, the Fast Ethernet Controller (FEC) is only operational above the operating voltage of 3 V.

- ³ As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL} .
- $^4~$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}
- ⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁶ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁷ Maximum is highest voltage that POR is guaranteed.
- ⁸ Low voltage detection and warning limits measured at 1 MHz bus frequency.
- ⁹ Run at 1 MHz bus frequency
- ¹⁰ Factory trimmed at V_{DD} = 3.3 V, Temp = 25 °C



Figure 5. Pull-up and Pull-down Typical Resistor Values









Figure 7. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)



Figure 8. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)





Figure 9. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Тетр (°С)
	Р	Run supply current		25 MHz		60	75		
1	Т	FEI mode, all modules on	Blas	20 MHz	33	49	_	mΔ	-40 to 85 °C
	Т		טטייי	8 MHz	0.0	21	_	110.	4010000
	Т			1 MHz		4.6			
	С	Run supply current		25 MHz		44	47		
2	Т	FEI mode, all modules on	Blog	20 MHz	33	36	_	mΑ	–40 to 85 °C
	Т		טטייי	8 MHz	0.0	15.5		110 (
	Т			1 MHz		3.9			
3	т	Run supply current LPRS=0, all modules off	Bloo	16 kHz FBILP	33	203	_	μА	-40 to 85 °C
Ū	т			16 kHz FBELP	_	154	_		
4	т	Run supply current LPRS=1, all modules off, running from Flash	RI _{DD}	16 kHz FBELP	3.3	50	_	μA	−40 to 85 °C
	С	Wait mode supply current		25 MHz		11	13.7		
5	Т	FEI mode, all modules off	WI _{DD}	20 MHz	33	4.57		μA	–-40 to 85 °C
0	Т			8 MHz	0.0	2	_		
	Т			1 MHz		0.73			
	С	Stop2 mode supply current			3.3	0.35	11		0 to 70 °C
6	Р		S2I	n/a			45	μА	–40 to 85 °C
	С		DD		1.8	0.35	12		0 to 70 °C
	С					0.00	16.2		–40 to 85 °C

Table 9. Supply Current Characteristics



Num	с	Par	ameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)
	С	Stop3 mode supp	oly current			33	0.52	14		0 to 70 °C
7	Р	No clocks active		531	n/a	0.0	0.52	55	Δ	–40 to 85 °C
	С			DD	n/a	1.8	0.52	15	μΛ	0 to 70 °C
	С					1.0	0.02	32.4		–40 to 85 °C
8	Т		EREFSTEN=1		32 kHz		500	—	nA	–40 to 85 °C
9	Т		IREFSTEN=1		32 kHz		70	—	μA	–40 to 85 °C
10	Т		TPM PWM		100 Hz		12	—	μA	–40 to 85 °C
11	Т	Low power	SCI, SPI, or IIC	_	300 bps	3.3	15	—	μΑ	–40 to 85 °C
12	Т	mode adders:	RTC using LPO		1 kHz		200	—	nA	–40 to 85 °C
13	т		RTC using ICSERCLK		32 kHz		1	_	μA	–40 to 85 °C
14	Т		LVD		n/a		100	_	μA	–40 to 85 °C

	Table 9.	Supply	Current	Characteristics	(continued))
--	----------	--------	---------	-----------------	-------------	---

¹ Data in Typical column was characterized at 3.3 V, 25 °C or is typical recommended value.









Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



Figure 12. Typical Crystal or Resonator Circuit: Low Range/Low Gain

3.9 Multipurpose Clock Generator (MCG) Specifications

Table 11. MCG Frequency Specifications (Temperature Range = -40 to 125 °C Ambient)

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1	Р	Internal reference frequency - factory trimmed at V _{DD} = and temperature = 25 °C	f _{int_ft}	_	32.768	_	kHz
2	Р	Average internal reference frequency - untrimmed ¹	f _{int_ut}	25	_	41.66	kHz
3	Ρ	Average internal reference frequency - user trimmed	f _{int_t}	31.25	_	39.06	kHz
4	D	Internal reference startup time	t _{irefst}	—	60	100	us
5	_	DCO output frequency range - untrimmed ¹ value provided for reference: f _{dco_ut} = 1024 X f _{int_ut}	f _{dco_ut}	25.6	33.48	42.66	MHz
6	Ρ	DCO output frequency range - trimmed	f _{dco_t}	32	—	40	MHz
7	с	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}



Num	С	Rating	Symbol	Min	Typical	Max	Unit
8	с	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}
9	Ρ	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	+ 0.5 -1.0	± 2	%f _{dco}
10	с	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 - 70 °C	Δf_{dco_t}	_	± 0.5	± 1	%f _{dco}
11	С	FLL acquisition time ²	t _{fll_acquire}	—	—	1	ms
12	D	PLL acquisition time ³	t _{pll_acquire}	—	—	1	ms
13	с	Long term Jitter of DCO output clock (averaged over 2ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}
14	D	VCO operating frequency	f _{vco}	7.0	_	55.0	MHz
15	D	Lock entry frequency tolerance ⁵	D _{lock}	± 1.49	—	± 2.98	%
16	D	Lock exit frequency tolerance ⁶	D _{unl}	± 4.47	_	± 5.97	%
17	D	Lock time - FLL	^t fll_lock	_	_	t _{fll_acquire+} 1075(1/ ^f int_t)	s
18	D	Lock time - PLL	t _{pll_lock}	—	_	t _{pll_acquire+} 1075(1/ ^f pll_r ef)	S
19	D	Loss of external clock minimum frequency - RANGE = 0	f _{loc_low}	(3/5) x f _{int}	_	_	kHz

Table 11. MCG F	requency Specifications	(continued)(Tem	perature Range =	= –40 to 125 °C	Ambient)
	requeries epochications		porataro riango -		

¹ TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).

² This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

³ This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

⁵ Below D_{lock} minimum, the MCG is guaranteed to enter lock. Above D_{lock} maximum, the MCG does not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

⁶ Below D_{unl} minimum, the MCG does not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.



3.10 Mini-FlexBus Timing Specifications

A multi-function external bus interface called Mini-FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 25.1666 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices a simple chip-select based interface can be used.

All processor bus timings are synchronous; that is, input setup/hold and output delay are given in respect to the rising edge of a reference clock, MB_CLK. The MB_CLK frequency is half the internal system bus frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-FlexBus output clock (MB_CLK). All other timing relationships can be derived from these values.

Num	С	Characteristic	Min	Max	Unit	Notes
_		Frequency of Operation	_	25.1666	MHz	_
MB1	D	Clock Period	39.73	—	ns	—
MB2	Р	Output Valid	_	20	ns	1
MB3	D	Output Hold	1.0	—	ns	1
MB4	Р	Input Setup	22	_	ns	2
MB5	D	Input Hold	10	—	ns	2

Table 12. Mini-FlexBus AC Timing Specifications

¹ Specification is valid for all MB_A[19:0], MB_D[7:0], MB_CS[1:0], MB_OE, MB_R/W, and MB_ALE.

² Specification is valid for all MB_D[7:0].







Figure 14. Mini-FlexBus Write Timing

3.11 Fast Ethernet Timing Specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

3.11.1 Receive Signal Timing Specifications

The following timing specs meet the requirements for MII and 7-Wire style interfaces for a range of transceiver devices.

 Table 13. Receive Signal Timing

Num	C	Characteristic		lode	Unit
Itam	Ũ		Min	Мах	
—	—	RXCLK frequency	—	25	MHz
E1	Р	RXD[3:0], RXDV, RXER to RXCLK setup	5		ns
E2	D	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
E3	D	RXCLK pulse width high	35%	65%	RXCLK period
E4	D	RXCLK pulse width low	35%	65%	RXCLK period



Num	С	Rating	Symbol	Min	Typ ¹	Мах	Unit
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μs
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}			ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}	_		ns
q	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		16 23	_	ns
9		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		5 9	_	ns
10	С	Stop3 recovery time, from interrupt event to vector fetch	t _{STPREC}	_	6	10	μS

Table 17. Control Timing (continued)

 $^1~$ Typical values are based on characterization data at V_{DD} = 3.3 V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 3 To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum assertion time in which the interrupt may be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.

 $^5\,$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 85 °C.



Figure 20. IRQ/KBIPx Timing



3.12.3 SPI Timing

Table 19 and Figure 23 through Figure 26 describe the timing requirements for the SPI system.

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{сус}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{сус}
4	D	Clock (SPSCK) high or low time Master Slave	^t wspsck	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}		1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}		t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI} t _{FO}		t _{cyc} – 25 25	ns ns

Table 19. SPI Timing





NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 23. SPI Master Timing (CPHA = 0)



NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





3.12.4 ADC Characteristics

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
n	Supply voltage	Absolute	V _{DDAD}	1.8		3.6	V	
		Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	ΔV_{DDAD}	-100	0	+100	mV	
D	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	ΔV_{SSAD}	-100	0	+100	mV	
D	Ref Voltage High		V _{REFH}	1.8	V _{DDAD}	V _{DDAD}	V	
D	Ref Voltage Low		V _{REFL}	V _{SSAD}	V _{SSAD}	V _{SSAD}	V	
D	Input Voltage		V _{ADIN}	V _{REFL}	—	V_{REFH}	V	
С	Input Capacitance		C _{ADIN}	—	4.5	5.5	pF	
С	Input Resistance		R _{ADIN}	_	5	7	kΩ	
	Analog Source Resistance	12 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			2 5		External to MCU
С		10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz				5 10	kΩ	
		8 bit mode (all valid f _{ADCK})		—	—	10		
П	ADC Conversion	High Speed (ADLPC=0)	f _{ADCK}	0.4		8.0	MHz	
D Cloci	Clock Freq.	Low Power (ADLPC=1)		0.4	_	4.0		

Table 20. 12-bit ADC Operating Conditions

¹ Typical values assume V_{DDAD} = 3.3 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Mechanical Outline Drawings

6.2 64-pin LQFP



C FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234W	REV: E
10 X 10 X 1.4 PKG,		CASE NUMBER	R: 840F-02	11 AUG 2006
0.5 PITCH, CASE OU	JTLINE	STANDARD: JE	DEC MS-026 BCD	



Mechanical Outline Drawings



DETAIL M PIN 1 BACKSIDE IDENTIFIER OPTION



DETAIL M

PIN 1 BACKSIDE IDENTIFIER OPTION

DETAIL T

C FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	LOUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARH99048A	REV: F
FLAT NON-LEADED PACKA	CASE NUMBER: 1314-05 05 DEC 2005			
48 TERMINAL, 0.5 PITCH (7	' X 7 X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2



Mechanical Outline Drawings

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.
- 4. COPLANARITY APPLIES TO LEADS, CORNER LEADS, AND DIE ATTACH PAD.
- 5. MIN METAL GAP SHOULD BE 0.2MM.

C FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARH99048A	REV: F
FLAT NON-LEADED PACKA	GE (QFN)	CASE NUMBER	8: 1314–05	05 DEC 2005
48 IERMINAL, 0.5 PITCH (7	X / X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2