E·XFL

onsemi - B300D44A102XXG Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

De			-
ve	τa	11	IS

Product Status	Obsolete
Туре	
Interface	<u> </u>
Clock Rate	
Non-Volatile Memory	
On-Chip RAM	
Voltage - I/O	
Voltage - Core	
Operating Temperature	
Mounting Type	
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/b300d44a102xxg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Integrated A/D Converters and Powered Output: minimize need for external components
- Flexible Clocking Architecture: supports speeds up to 40 MHz
- **"Smart" Power Management:** including low current standby mode requiring only 0.06 mA
- Diverse Memory Architecture: 4864x48-bit words of shared memory between the CFX core and the HEAR accelerator plus 8-Kword DSP core data memory, 12-Kwords of 32-bit DSP core program memory as well as other memory banks
- **Data Security:** sensitive program data can be encrypted for storage in external NVRAM to prevent unauthorized parties from gaining access to proprietary software intellectual property, 128–bit AES encryption
- **Development Tools:** interface hardware with USB support as well as a full IDE that can be used for every step of program development including testing and debugging
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Contents

Introduction	1
Figures and Data	3
Mechanical Information and Circuit Design Guidelines	6
Architecture Overview	. 11
Application Diagrams	. 24
Assembly Information	. 25
Miscellaneous	. 26

Figures and Data

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Unit
Voltage at any input pin	-0.3	2.0	V
Operating supply voltage (Note 1)	0.9	2.0	V
Operating temperature range (Note 2)	-40	85	°C
Storage temperature range (Note 3)	-55	85	°C
Caution: Class 2 ESD Sensitivity, JESD22–A114–B (2000 V)	•	•	•

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Functional operation only guaranteed below 0°C for digital core (VDDC) and system voltages above 1.0 V.

2. Parameters may exceed listed tolerances when out of the temperature range 0 to 50°C.

3. Extended range -55 to 125°C for storage temperature is under qualification.

Electrical Performance Specifications

The tests were performed at 20° C with a clean 1.8 V supply voltage. BelaSigna 300 was running in low voltage mode (VDDC = 1.2 V). The system clock (SYS_CLK) was set to 5.12 MHz and the sampling frequency is 16 kHz unless otherwise noted.

Parameters marked as screened are tested on each chip. Other parameters are qualified but not tested on every part.

Table 2. ELECTRICAL SPECIFICATIONS

Description	Symbol	Conditions	Min	Тур	Max	Units	Screened
OVERALL							
Supply voltage	Veat	The WILCSP package option	0.0	1.8	2.0	V	N

Supply voltage	V _{BAT}	The WLCSP package option will not operate properly below 1.8 V if it relies on an external EEPROM powered by VBAT.	0.9	1.8	2.0	V	\checkmark
Current consumption	I _{BAT}	Filterbank, 100% CFX usage, 5.12 MHz, 16 kHz Ambient room temperature	-	750	-	μΑ	\checkmark
		WDRC, VBAT = 1.8 V Excludes output drive current Ambient room temperature	-	600	-	μΑ	
		AEC, VBAT = 1.8 V Excludes output drive current Ambient room temperature	-	2.1	-	mA	\checkmark
		Theoretical maximum Excludes output drive current Ambient room temperature	-	10	-	mA	
		Deep Sleep current Ambient room temperature, VBAT = 1.25 V	-	26	40	μΑ	
		Deep Sleep current Ambient room temperature, VBAT = 1.8 V	-	62	160	μΑ	\checkmark

VREG (1 µF External Capacitor)

Regulated voltage output	V _{REG}		0.95	1.00	1.05	V	\checkmark
Regulator PSRR	V _{REG_PSRR}	1 kHz	50	55	-	dB	
Load current	I _{LOAD}		-	-	2	mA	
Load regulation	LOAD _{REG}		-	6.1	6.5	mV/mA	\checkmark
Line regulation	LINE _{REG}		_	2	5	mV/V	

VDBL (1 µF External Capacitor)

Regulated doubled voltage output	VDBL		1.9	2.0	2.1	V	\checkmark
Regulator PSRR	VDBL _{PSRR}	1 kHz	35	41	-	dB	
Load current	I _{LOAD}		-	-	2.5	mA	

Table 2. ELECTRICAL SPECIFICATIONS (continued)

VDBL (1 μF External Capaci Load regulation Line regulation VDDC (1 μF External Capaci Digital supply voltage output VDDC output level adjustment Regulator PSRR Load current Load regulation Line regulation POWER-ON-RESET (POR)	LOAD _{REG} LINE _{REG} itor) VDDC	Configured by a control register 1 kHz	- - 0.79 27 25 - -	7 10 0.95 29 25.5	10 20 1.25 31 26	mV/mA mV/V V mV	√ √
Line regulation VDDC (1 µF External Capaci Digital supply voltage output VDDC output level adjustment Regulator PSRR Load current Load regulation Line regulation POWER-ON-RESET (POR)	LINE _{REG} itor) VDDC VDDC _{STEP} VDDC _{PSRR} I _{LOAD} LOAD _{REG}		- 0.79 27 25 -	10 0.95 29	20 1.25 31	mV/V V	
VDDC (1 μF External Capaci Digital supply voltage output VDDC output level adjustment Regulator PSRR Load current Load regulation Line regulation POWER-ON-RESET (POR)	itor) VDDC VDDC _{STEP} VDDC _{PSRR} I _{LOAD} LOAD _{REG}		0.79 27 25 -	0.95 29	1.25 31	V	\checkmark
Digital supply voltage output VDDC output level adjustment Regulator PSRR Load current Load regulation Line regulation POWER-ON-RESET (POR)	VDDC VDDC _{STEP} VDDC _{PSRR} I _{LOAD} LOAD _{REG}		27 25 -	29	31		V
VDDC output level adjustment Regulator PSRR Load current Load regulation Line regulation POWER-ON-RESET (POR)	VDDC _{STEP} VDDC _{PSRR} I _{LOAD} LOAD _{REG}		27 25 -	29	31		\checkmark
Regulator PSRR Load current Load regulation Line regulation POWER-ON-RESET (POR)	VDDC _{PSRR} I _{LOAD} LOAD _{REG}	1 kHz	25 -			mV	
Load current Load regulation Line regulation POWER-ON-RESET (POR)	I _{LOAD} LOAD _{REG}	1 kHz	-	25.5	26		i
Load regulation Line regulation POWER-ON-RESET (POR)	LOAD _{REG}		-		20	dB	
Line regulation POWER-ON-RESET (POR)				-	3.5	mA	
POWER-ON-RESET (POR)	LINE _{REG}		_	3	12	mV/mA	
			-	3	8	mV/V	
POR startup voltage	VDDC _{STARTUP}		0.775	0.803	0.837	V	
POR shutdown voltage	VDDC _{SHUTDOWN}		0.755	0.784	0.821	V	
POR hysteresis	POR _{HYSTERESIS}		13.8	19.1	22.0	mV	
POR duration	T _{POR}		11.0	11.6	12.3	ms	
NPUT STAGE							
Analog input voltage	V _{IN}		0	-	2	V	
Preamplifier gain tolerance	PAG	1 kHz	-1	0	1	dB	\checkmark
Input impedance	R _{IN}	0 dB preamplifer gain	_	239	_	kΩ	
		Non-zero preamplifier gains	550	578	615	kΩ	\checkmark
Input referred noise	IN _{IRN} IN _{DR}	Unweighted, 100 Hz to 10 kHz BW Preamplifier setting: 0 dB 12 dB 15 dB 18 dB 21 dB 24 dB 27 dB 30 dB 1 kHz, 20 Hz to 8 kHz BW Preamplifier setting: 0 dB 12 dB 15 dB 13 dB 24 dB 21 dB 24 dB 24 dB 25 dB 26 dB 27 dB 27 dB 27 dB 20 dB 21 dB 21 dB 22 dB 22 dB 23 dB 24 dB 27 dB 24 dB 27 dB 26 dB 27 dB 27 dB 27 dB 20 dB 20 dB 21 dB 21 dB 22 dB 22 dB 23 dB 24 dB 24 dB 24 dB 27 dB 20 dB 21 dB 21 dB 22 dB 22 dB 23 dB 24 dB 24 dB 24 dB 27 dB 20 dB 21 dB 21 dB 22 dB 22 dB 23 dB 24 dB 24 dB 24 dB 24 dB 24 dB 24 dB 24 dB 24 dB 24 dB 27 dB 24	- - - - - - - 85 84 84 84 83 82 81	39 10 7 6 4.5 4 3.5 3 89 88 88 88 88 87 86 85	50 12 9 8 5.5 5 4.5 4 - - - - - - -	μVrms	~
Input peak THD+N	IN _{THDN}	27 dB 30 dB Any valid preamplifier gain, 1 kHz	80 78 -	83 81 –70	- - -63	dB	V

Maximum load current	I _{DO}	Normal mode	-	-	50	mA	
Output impedance	R _{DO}	Normal mode	_	-	5.5	Ω	
Output dynamic range	DO _{DR}	Unweighted, 100 Hz to 8 kHz BW, mono	92	95	-	dB	

Table 2. ELECTRICAL SPECIFICATIONS (continued)

Description	Symbol	Conditions	Min	Тур	Max	Units	Screened
DIRECT DIGITAL OUTPUT							
Output THD+N	DO _{THDN}	Unweighted, 100 Hz to 22 kHz BW, mono	_	-79	-76	dB	\checkmark
Output voltage	DO _{VOUT}		-V _{BATRCVR}		V _{BATRCVR}	V	
ANTI-ALIASING FILTERS (In	put and Output						
Preamplifier filter cut–off frequency		Preamp not bypassed	-	20	-	kHz	V
Digital anti-aliasing filter cut-off frequency			-	f _s /2	-		\checkmark
Passband flatness			-1	-	1	dB	
Input stopband attenuation		60 kHz (12 kHz cut–off)	-	60	-	dB	\checkmark
LOW-SPEED A/D							
Input voltage		Peak input voltage	0	-	2.0	V	\checkmark
INL		From GND to 2*VREG	-	4	10	LSB	
DNL		From GND to 2*VREG	-	-	2	LSB	
Maximum variation over tem- perature (0°C to 50°C)			-	-	5	LSB	
Sampling frequency		All channels sequentially	-	12.8	-	kHz	
Channel sampling frequency		8 channels	-	1.6	-	kHz	
DIGITAL PADS							•
Voltage level for high input	V _{IH}		VBAT * 0.8	-	-	V	\checkmark
Voltage level for low input	V _{IL}		-	-	VBAT * 0.2	V	\checkmark
Voltage level for high output	V _{OH}	2 mA source current	VDDO * 0.8	-	-	V	\checkmark
Voltage level for low output	V _{OL}	2 mA sink current	-	-	VDDO * 0.2	V	\checkmark
Input capacitance for digital pads	C _{IN}		-	4	-	pF	
Pull–up resistance for digital input pads	R _{UP_IN}		220	270	320	kΩ	\checkmark
Pull-down resistance for digital input pads	R _{DOWN_IN}		220	270	320	kΩ	\checkmark
Sample rate tolerance	FS	Sample rate of 16 kHz or 32 kHz	-1	±0	+1	%	
Rise and fall time	Tr, Tf	Digital output pad					
ESD		Human Body Model (HBM)			2	kV	
		Machine Model (MM)			200	V	
		Charged Device Model (CDM)			500	V	
Latch-up		V < GNDC, V > VBAT			200	mA	
OSCILLATION CIRCUITRY							
Internal oscillator frequency	SYS_CLK		0.5	-	10.24	MHz	\checkmark
Calibrated internal clock frequency	SYS_CLK		-1	±0	+1	%	
					ļ		1

Table 2. ELECTRICAL SPECIFICATIONS (continued)

Description	Symbol	Conditions	Min	Тур	Max	Units	Screened
OSCILLATION CIRCUITRY							
External oscillator tolerances	EXT_CLK	Duty cycle	45	50	55	%	
		System clock: 30 MHz	-	-	300	ps	
Maximum working frequency	CLK _{MAX}	External clock; VBAT: 1.8 V		-	40	MHz	\checkmark
DIGITAL INTERFACES							
12C hourd rate		Quetere electricit C MILLE	1		100	م مر ما دا	

I2C baud rate	System clock < 1.6 MHz	_	-	100	kbps	
	System clock > 1.6 MHz	_	-	400	kbps	
General-purpose UART baud rate	System clock \ge 5.12 MHz	-	1	-	Mbps	

Environmental Characteristics

All BelaSigna 300 parts are Pb-free, RoHS-compliant and Green.

BelaSigna 300 parts are qualified against standards outlined in the following sections.

All BelaSigna 300 parts are Green (RoHS-compliant). Contact ON Semiconductor for supporting documentation.

WLCSP Package Option

The solder ball composition for the WLCSP package is SAC266.

Table 3. PACKAGE-LEVEL QUALIFICATION

Packaging Level	
Moisture sensitivity level	JEDEC Level 1
Thermal cycling test (TCT)	–55°C to 150°C for 500 cycles
Highly accelerated stress test (HAST)	85°C / 85% RH for 1000 hours
High temperature stress test (HTST)	150°C for 1000 hours

Table 4. BOARD-LEVEL QUALIFICATION

Board Level	
Temperature	–40°C to 125°C for 2500 cycles with no failures

Mechanical Information and Circuit Design Guidelines

BelaSigna 300 is available in a 2.68 x 3.63 mm ultra-miniature wafer-level chip scale package (WLCSP).

WLCSP Pin Out

A total of 35 active pins are present on BelaSigna 300. They are organized in a staggered array. A description of these pins is given in Table 5.

Table 5. PAD DESCRIPTIONS

Pad Index	BelaSigna 300 Pad Name	Description	I/O	A/D
A1	GNDRCVR	Ground for output driver	N/A	Α
A5	VBATRCVR	Power supply for output stage	I	Α
B2	RCVR_HP+	Extra output driver pad for high power mode	0	Α
C3	RCVR+	Output from output driver	0	Α
A3	RCVR-	Output from output driver	0	Α
B4	RCVR_HP-	Extra output driver pad for high power mode	0	Α
B6	CAP0	Charge pump capacitor pin 0	N/A	А
C5	CAP1	Charge pump capacitor pin 1	N/A	А
A7	VDBL	Doubled voltage	0	А
B8	VBAT	Power supply	I	А
B10	VREG	Regulated supply voltage	0	А
A9	AGND	Analog ground	N/A	А
A11	Al4	Audio signal input 4	I	Α
B12	AI2/LOUT2	Audio signal input 2/output signal from preamp 2	I/O	А
A13	AI1/LOUT1	Audio signal input 1/output signal from preamp 1	I/O	А
B14	AI0/LOUT0	Audio signal input 0/output signal from preamp 0	I/O	А
D14	GPIO[4]/LSAD[4]	General-purpose I/O 4/low speed AD input 4	I/O	A/D
E13	GPIO[3]/LSAD[3]	General-purpose I/O 3/low speed AD input 3	I/O	A/D
C13	GPIO[2]/LSAD[2]	General-purpose I/O 2/low speed AD input 2	I/O	A/D
D12	GPIO[1]/LSAD[1]/UART-RX	General-purpose I/O 1/low speed AD input 1/and UART RX	I/O	A/D
E11	GPIO[0]/UART-TX	General-purpose I/O 0/UART TX	I/O	A/D
C9	GNDC	Digital ground	N/A	А
C11	SDA (I2C)	I2C data	I/O	D
D10	SCL (I2C)	I2C clock	I/O	D
E9	EXT_CLK	External clock input/internal clock output	I/O	D
D8	VDDC	Core logic power	0	А
E7	SPI_CLK	Serial peripheral interface clock	0	D
C7	SPI_SERI	Serial peripheral interface input	I	D
D6	SPI_CS	Serial peripheral interface chip select	0	D
E5	SPI_SERO	Serial peripheral interface output	0	D
D4	PCM_FR	PCM interface frame	I/O	D
E3	PCM_SERI	PCM interface input	1	D
D2	PCM_SERO	PCM interface output	0	D
C1	PCM_CLK	PCM interface clock	I/O	D
E1	Reserved	Reserved		1

The DGND plane is used as the ground return for digital circuits and should be placed under digital circuits. The AGND plane should be kept as noise–free as possible. It is used as the ground return for analog circuits and it should surround analog components and pins. It should not be connected to or placed under any noisy circuits such as RF chips, switching supplies or digital pads of BelaSigna 300 itself. Analog ground returns associated with the audio output stage should connect back to the star point on separate individual traces.

For details on which signals require special design consideration, see Table 6 and Table 7.

In some designs, space constraints may make separate ground planes impractical. In this case a star configuration strategy should be used. Each analog ground return should connect to the star point with separate traces.

Internal Power Supplies

Power management circuitry in BelaSigna 300 generates separate digital (VDDC) and analog (VREG, VDBL) regulated supplies. Each supply requires an external decoupling capacitor, even if the supply is not used externally. Decoupling capacitors should be placed as close as possible to the power pads. The VDDC internal regulator is a programmable power supply that allows the selection of the lowest digital supply depending on the clock frequency at which BelaSigna 300 will operate. See the Internal Digital Supply Voltage section for more details on VDDC.

Two other supply pins are also available on BelaSigna 300 (VDDO and VDDO_SPI) which are internally connected to the VBAT pin.

Further details on these critical signals are provided in Table 6. Non–critical signals are outlined in Table 7.

Pin Name	Description	Routing Guideline
VBAT	Power supply	Place 1 μF (min) decoupling capacitor close to pin. Connect negative terminal of capacitor to DGND plane.
VREG, VDBL	Internal regulator for analog sections	 Place separate 1 μF decoupling capacitors close to each pin. Connect negative capacitor terminal to AGND. Keep away from digital traces and output traces. VREG may be used to generate microphone bias. VDBL shall not be used to supply external circuitry.
AGND	Analog ground return	Connect to AGND plane.
VDDC	Internal regulator for digital core	Place 10 μF decoupling capacitor close to pin. Connect negative terminal of capacitor to DGND.
GNDC	Digital ground return	Connect to digital ground.
AI0/LOUT0, AI1/LOUT1, AI2/LOUT2	Audio inputs	Keep as short as possible. Keep away from all digital traces and audio outputs. Avoid routing in parallel with other traces. Connect unused inputs to AGND.
RCVR+, RCVR-, RCVR_HP+, RCVR_HP-	Direct digital audio output	Keep away from analog traces, particularly audio inputs. Corresponding traces should be of approximately the same length. Ideally, route lines parallel to each other.
GNDRCVR	Output stage ground return	Connect to star point. Keep away from all analog audio inputs.
EXT_CLK	External clock input / internal clock output	Minimize trace length. Keep away from analog signals. If possible, surround with digital ground.

Table 6. CRITICAL SIGNALS

Table 7. NON–CRITICAL SIGNALS

Pin Name	Description	Routing Guideline
CAP0, CAP1	Internal charge pump – capacitor connection	Place 100 nF capacitor close to pins
SDA, SCL	I2C port	Keep as short as possible
GPIO[30]	General–purpose I/O	Not critical
UART_RX, UART_TX	General-purpose UART	Not critical
PCM_FRAME, PCM_CLK, PCM_OUT, PCM_IN	PCM port	Keep away from analog input lines
LSAD[41]	Low–speed A/D converters	Not critical
SPI_CLK, SPI_CS, SPI_SERI, SPI_SERO	Serial peripheral interface port Connect to EEPROM	Keep away from analog input lines

Audio Inputs

The audio input traces should be as short as possible. The input impedance of each audio input pad (e.g., AI0, AI1, AI2, AI3, AI4) is high (approximately 500 k Ω); therefore a 10 nF capacitor is sufficient to decouple the DC bias. This capacitor and the internal resistance form a first-order analog high pass filter whose cutoff frequency can be calculated by f_{3dB} (Hz) = 1/(R x C x 2\pi), which results in ~30 Hz for a 10 nF capacitor. This 10 nF capacitor value applies when the preamplifier is being used, in other words, when a non-unity gain is applied to the signals. When the preamplifier is by-passed, the impedance is reduced; hence, the cut-off frequency of the resulting high-pass filter could be too high. In such a case, the use of a 30-40 nF serial capacitor is recommended. In cases where line-level analog inputs without DC bias are used, the capacitor may be omitted for transparent bass response.

BelaSigna 300 provides microphone power supply (VREG) and ground (AGND). Keep audio input traces strictly away from output traces. A 2.0 V microphone bias might also be provided by the VDBL power supply.

Digital outputs (RCVR) MUST be kept away from microphone inputs to avoid cross-coupling.

Audio Outputs

The audio output traces should be as short as possible. The trace length of RCVR+ and RCVR- should be approximately the same to provide matched impedances.

Recommendation for Unused Pins

The table below shows the recommendation for each pin when they are not used.

WLCSP Ball Index	BelaSigna 300 Signal Name	Recommended Connection when Not Used
B2	RCVR_HP+	Do not connect
C3	RCVR+	Do not connect
A3	RCVR-	Do not connect
B4	RCVR_HP-	Do not connect
A11	Al4	Connect to AGND
N/A	AI3/LOUT3	Connect to AGND
B12	AI2/LOUT2	Connect to AGND
A13	AI1/LOUT1	Connect to AGND
B14	AI0/LOUT0	Connect to AGND
D14	GPIO[4]/LSAD[4]	Do not connect
E13	GPIO[3]/LSAD[3]	Do not connect
C13	GPIO[2]/LSAD[2]	Do not connect
D12	GPIO[1]/LSAD[1]/UART-RX	Do not connect
E11	GPIO[0]/UART-TX	Do not connect
E9	EXT_CLK	Do not connect
E7	SPI_CLK	Do not connect
C7	SPI_SERI	Do not connect

Table 8. RECOMMENDATIONS FOR UNUSED PADS

WLCSP Ball Index BelaSigna 300 Signal Name **Recommended Connection when Not Used** Do not connect D6 SPI_CS E5 SPI_SERO Do not connect D4 PCM_FR Do not connect E3 PCM_SERI Do not connect D2 PCM_SERO Do not connect C1 PCM_CLK Do not connect E1 Connect to GND Reserved

Table 8. RECOMMENDATIONS FOR UNUSED PADS (continued)

Architecture Overview

The architecture of BelaSigna 300 is shown in Figure 2.





Figure 2. BelaSigna 300 Architecture: A Complete Audio Processing System


FIFO Controller

The FIFO controller handles the moving of data to and from the FIFOs, after being initially configured. Up to eight FIFOs can be created by the FIFO controller, four in A memory (AMEM) and four in B memory (BMEM). Each FIFO has a block counter that counts the number of samples read or written by the IOC. It creates a dedicated interrupt signal, updates the block counter and updates the FIFO pointers when a new block has been read or written.


Memory Maps

The structure of the XMEM and YMEM address spaces are shown in Figure 5.





The structure of the PMEM address space is shown in Figure 6.





Other Digital Blocks and Functions

General-Purpose Timer

The CFX DSP system contains two general-purpose timers. These can be used for scheduling tasks that are not part of the sample-based signal-processing scheme, such as checking the battery voltage, and periodically asserting the available analog and digital inputs for purposes such as reading the value of a volume control potentiometer or detecting input from a push button.

Watchdog Timer

The watchdog timer is a programmable hardware timer that operates from the system clock and is used to ensure system sanity. It is always active and must be periodically acknowledged as a check that an application is still running. Once the watchdog times out, it generates an interrupt. If left to time out a second consecutive time without acknowledgement, a system reset will occur.


Interrupts

The interrupt flow of the system handles interrupts generated by the CFX DSP core and the HEAR accelerator. The CFX interrupt controller receives interrupts from the various blocks within the system. The FIFO controller can send interrupts to the CFX. The HEAR can generate events which are interrupts in the CFX.

Hear Function Chain Controller

The HEAR function chain controller responds to commands from the CFX, and events from the FIFO controller. It must be configured by the CFX to enable the triggering of particular function chains within a microcode configuration. This is accomplished through the appropriate setting of control registers as described in the Hardware Reference Manual for BelaSigna 300.

The interaction between the interrupt controller, the HEAR function chain controller and the rest of the system are shown in Figure 7.





Algorithm and Data Security

Algorithm software code and user data that requires permanent retention is stored off the BelaSigna 300 chip in separate non–volatile memory. To support this, the BelaSigna 300 chip can gluelessly interface to an external SPI EEPROM.

To prevent unauthorized access to the sensitive intellectual property (IP) stored in the EEPROM, a comprehensive system is in place to protect manufacturer's application code and data. When locked the system implements an access restriction layer that prevents access to both volatile and non–volatile system memory. When unlocked, both memory and EEPROM are accessible. To protect the IP in the non-volatile memory the system supports decoding algorithm and data sections belonging to an application that have been encrypted using the advanced encryption standard (AES) and stored in non-volatile memory. While system access restrictions are in place, the keys used in the decryption of these sections will be secured from external access by the regular access restrictions. When the system is externally "unlocked" these keys will be cleared, preventing their use in decoding an application by non-authorized parties. After un-restricting access in this way the system may then be restored by re-programming the decryption keys.





Figure 10. External Signal Routing of Connections for High–Power Output Mode

The high-frequencies in the Class-D PDM output are filtered by an RC filter or by the frequency response of the speaker itself. ON Semiconductor recommends a 2-pole RC filter on the output stage if the output signal is not directly driving a receiver. Given below is the simple schematic for a 2–pole RC filter.



Our recommendations for components for the RC Filter are given below:

For 8 KHz sampling, we recommend R = 8.2 k and C = 1 nF (3 dB cutoff frequency at 3.3 kHz)

For 16 KHz sampling, we recommend R = 8.2 k and C = 330 pF (3 dB cutoff frequency at 9 kHz)

Clock Generation Circuitry

BelaSigna 300 is equipped with an un-calibrated internal RC oscillator that will provide clock support for booting and

stand-by mode operations. This internal clocking circuitry cannot be used during normal operation; as such, an external clock signal must be present on the EXT_CLK pin to allow BelaSigna 300 to operate. All other needed clocks in the system are derived from this external clock frequency. Figure 12 shows the internal clock structure of BelaSigna 300.




Figure 12. Internal Clocking Structure

Power Supply Unit

BelaSigna 300 has multiple power sources as can be seen on Figure 13. Digital and analog sections of the chip have their own power supplies to allow exceptional audio quality.




Figure 13. Power Supply Structure

Battery Supply Voltage (VBAT)

The primary voltage supplied to a BelaSigna 300 device is VBAT. It is typically 1.8 V. BelaSigna 300 also uses VBAT to define the I/O voltage levels, as well as powering an external EEPROM on the SPI port. Consequently, any voltage below 1.8 V will result in incorrect operation of the EEPROM.

Internal Band Gap Reference Voltage

The band gap reference voltage has been stabilized over temperature and process variations. This reference voltage is used in the generation of all of the regulated voltages in the BelaSigna 300 system and provides a nominal 1 V reference signal to all components using the reference voltage.

Internal Digital Supply Voltage (VDDC)

The internal digital supply voltage is used as the supply voltage for all internal digital components, including being used as the interface voltage at the low side of the level translation circuitry attached to all of the external digital pads. VDDC is also provided as an output pad, where a capacitor to ground typically filters power supply noise. The VDDC internal regulator is a programmable power supply that allows the selection of the lowest digital supply depending on the clock frequency at which BelaSigna 300 will operate. In BelaSigna 300, the VDDC configuration is set by the boot ROM to its maximum value to allow for 40 MHz operation in all parts. Contact ON Semiconductor for more information regarding VDDC calibration.

External Digital Supply Voltage (VDDO)

This pin is not available on BelaSigna 300, as it is internally connected to VBAT.

SPI Port Digital Supply Voltage (VDDO_SPI)

VDDO_SPI is an externally provided power source dedicated to the SPI port. Communication with external EEPROMs will happen at the level defined on this pin. This pin is not available on the WLCSP option of BelaSigna 300, as it is internally connected to VBAT.

Regulated Supply Voltage (VREG)

VREG is a 1 V reference to the analog circuitry. It is available externally to allow for additional noise filtering of the regulated voltages within the system.

Regulated Doubled Supply Voltage (VDBL)

VDBL is a 2 V reference voltage generated from the internal charge pump. It is a reference to the analog circuitry. It is available externally to allow for additional noise filtering of the regulated voltages within the system.

The internal charge pump uses an external capacitor that is periodically refreshed to maintain the 2 V supply. The charge pump refresh frequency is derived from slow clock which assists the input stage in filtering out any noise generated by the dynamic current draw on this supply voltage.

Voltage Mode

BelaSigna 300 operates in: Low voltage (LV) power supply mode. This mode allows integration into a wide variety of devices with a range of voltage supplies and communications levels. BelaSigna 300 operates from a nominal supply of 1.8 V on VBAT, but this can scale depending on available supply. The digital logic runs on an internally generated regulated voltage (VDDC), in the range of 0.9 V to 1.2 V. On the WLCSP package option, all digital I/O pads including the SPI port run from the same voltage as supplied on VBAT.

The power management on BelaSigna 300 includes the power–on–reset (POR) functionality as well as power supervisory circuitry. These two components work together to ensure proper device operation under all battery conditions. The power supervisory circuitry monitors both the battery supply voltage (VBAT) and the internal digital supply voltage (VDDC). This circuit is used to start the system when VBAT reaches a safe startup voltage, and to reset the system when either of the VBAT or VDDC voltages drops below a relevant voltage threshold. The relevant threshold voltages are shown in Table 12.

Table 12. POWER MANAGEMENT TH	IRESHOLDS
-------------------------------	-----------

Threshold	Voltage Level	
VBAT monitor startup	0.70 V	
VBAT startup	$0.82~V\pm50~mV$	
VBAT and VDDC shutdown	$0.80~\text{V}\pm50~\text{mV}$	

Power-on-Reset (POR) and Booting Sequence

BelaSigna 300 uses a POR sequence to ensure proper system behavior during start-up and proper system configuration after start-up. At the start of the POR sequence, the audio output is disabled and all configuration and control registers are asynchronously reset to their default values (as specified in the Hardware Reference Manual for BelaSigna 300). All CFX DSP registers are cleared and the contents of all RAM instances are unspecified at this point.

The POR sequence consists of two phases: voltage supply stabilization and boot ROM initialization. During the voltage supply stabilization phase, the following steps are performed:

- 1. The internal regulators are enabled and allowed to stabilize.
- 2. The internal charge pump is enabled and allowed to stabilize.
- 3. SYSCLK is connected to all of the system components.
- 4. The system switches to external clocking mode

Power Management Strategy

BelaSigna 300 has a built–in power management unit that guarantees valid system operation under any voltage supply condition to prevent any unexpected audio output as the result of any supply irregularity. The unit constantly monitors the power supply and shuts down all functional units (including all units in the audio path) when the power supply voltage goes below a level at which point valid operation can no longer be guaranteed.

Once the supply voltage rises above the startup voltage of the internal regulator that supplies the digital subsystems (VDDC_{STARTUP}) and remains there for the length of time T_{POR} , a POR will occur. If the supply is consistent, the internal system voltage will then remain at a fixed nominal voltage (VDDC_{NOMINAL}). If a spike occurs that causes the voltage to drop below the shutdown internal system voltage (VDDC_{SHUTDOWN}), the system will shut down. If the voltage rises again above the startup voltage and remains there for the length of time T_{POR} , a POR will occur. If operating directly off a battery, the system will not power down until the voltage drops below the VDDC_{SHUTDOWN} voltage as the battery dies. This prevents unwanted resets when the voltage is just on the edge of being too low for the system to operate properly because the difference between VDDC_{STARTUP} and VDDC_{SHUTDOWN} prevents oscillation around the VDDC_{SHUTDOWN} point.

Other Analog Support Blocks and Functions

Low-Speed A/D Converters (LSAD)

The BelaSigna 300 chip has four LSAD channels that connect to external analog inputs for purposes such as for reading the value of a potentiometer or an analog sensor (LSAD[1..4]). The native data format for the LSAD is 10–bit two's–complement. However, a total of eight operation modes are provided that allow a configurable input dynamic range in cases where certain minimum and maximum values for the converted inputs are desired, such as in the case of a volume control where only input values up to a certain magnitude are allowed. Each LSAD channel is sampled at a nominal frequency of 1.6 kHz when using the default settings. Each LSAD pin is multiplexed with a GPIO function (see the General–Purpose Input Output Ports section) as such the functionality of the pin can be either a GPIO or an LSAD depending on the configuration.

Battery Monitor

A programmable on-chip battery monitor is available for overall system power management. The battery monitor works by incrementing a counter value every time the battery voltage goes below a desired, configurable threshold value. This counter value can be used in an applicationspecific power-management algorithm running on the CFX. The CFX can initiate any desired actions once the battery hits a predetermined value.

Digital Interfaces

General-Purpose Input Output (GPIO) Ports

BelaSigna 300 has five GPIO ports that can connect to external digital inputs such as push buttons, or digital outputs such as the control or trigger of an external companion chip (GPIO[0..4]). The direction of these ports (input or output) is configurable and each pin has an internal pull–up resistor when configured as a GPIO. A read from an unconnected pin will give a value of logic 1. Four of the five GPIO pins are multiplexed with an LSAD (see the Low–Speed A.D Converters section) and as such the functionality of the pin can be either a GPIO or an LSAD depending on the configuration. Note that GPIO0 cannot be used as an LSAD.

Inter–IC Communication (I²C) Interfaces

The I²C interface is an industry–standard interface that can be used for high–speed transmission of data between BelaSigna 300 and an external device. The interface operates at speeds up to 400 Kbit/sec for system clocks (EXT_CLK) higher than 1.6 MHz. In product development mode, the I²C interface is used for application debugging purposes, communicating with the BelaSigna 300 development tools. The interface can be configured to operate in either master mode or slave mode.

Serial Peripheral Interface (SPI) Port

An SPI port is available on BelaSigna 300 for applications such as communication with a non-volatile memory (EEPROM). The I/O levels on this port are defined by the voltage on the VDDO_SPI pin on the DFN package option, whereas it is defined by VBAT on the WLCSP package option. The SPI port operates in master mode only, which supports communications with slave SPI devices.

The SPI port on BelaSigna 300 only supports master mode, so it will only communicate with SPI slave devices. When connecting to an SPI slave device other than a boot EEPROM, the SPI_CS pin should be left unconnected and the slave device CS line should be driven from a GPIO to avoid BelaSigna 300 boot malfunction. When connecting to an SPI EEPROM for boot, the designer can choose to connect the SPI_CS pin to the EEPROM or use a GPIO (high at boot) for a design with several daisy-chained SPI devices.

PCM Interface


BelaSigna 300 includes a highly configurable pulse code modulation (PCM) interface that can be used to stream signal, control and configuration data into and out of the device. The I/O levels on this port are defined by the voltage on the VBAT pin.

UART Interface

A general–purpose two–pin UART interface is available for RS–232 compatible communications. The baud rate (bits/second) of this interface is typically configurable within a range of 0.4 to 320 kbps, depending on the application's system clock. The I/O levels on this port are defined by the voltage on the VBAT pin.

Application Diagrams

The application diagram of BelaSigna 300 is shown in Figure 14.



*The VDDC and VDBL capacitor values shown are the recommended values for current production parts (B300W35A109XXG and B300D44A103XXG).

For parts manufactured before January 1st, 2015 (B300W35A102XYG and B300D44102XXG, or parts with a Date Code earlier than "1501"), it is recommended that the value of the VDBL capacitor be at least the same value as the VDDC capacitor, and should ideally be double the value. The recommended VDDC and VDBL capacitor values for these older parts are a VDDC capacitor of 10 μ F and a VDBL capacitor of 20 μ F. For more information contact your ON Semiconductor support representative.


Figure 14. BelaSigna 300 Application Diagram

Assembly Information


CARRIER DETAILS

2.6 x 3.8 mm WLCSP


ON Semiconductor offers tape and reel packing for BelaSigna 300. The packing consists of a pocketed carrier tape, a cover tape, and a molded anti-static polystyrene reel. The carrier and cover tape create an ESD safe environment, protecting the components from physical and electrostatic damage during shipping and handling.




Quantity per Reel: 2500 units Pin 1 Orientation: Upper Left, Bumps down Tape Brand / Width: Advantek / 12 mm Pocket Pitch: 8 mm P/N: BCB043 Cover Tape: 3M 2666 PSA 9.3 mm



A = 13 inches B = 12 mm C = 4 inches D = 13 mm Reel Brand / Width: Advantek Lokreel[®] / 13 in





10 sprockets hole pitch cumulative tolerance ± 0.1 .

Camber in compliance with EIA 763.

Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Figure 16. Carrier Tape Drawing

Sample Shipping Label



Figure 17. Sample Shipping Label

Re-Flow Information

The re-flow profile depends on the equipment that is used for the re-flow and the assembly that is being re-flowed. Information from JEDEC Standard 22–A113D and J–STD–020D.01 can be used as a guideline.

Electrostatic Discharge (ESD) Sensitive Device

CAUTION: ESD sensitive device. Permanent damage may occur on devices subjected to high–energy electrostatic discharges. Proper ESD precautions in handling, packaging and testing are recommended to avoid performance degradation or loss of functionality. Device is 2 kV HBM ESD qualified.

Miscellaneous

Ordering Information

To order BelaSigna 300, please contact your account manager and ask for part number B300W35A109XXG.

Chip Identification

Chip identification information can be retrieved by using the Communications Accelerator Adaptor (CAA) tool along with the protocol software provided by ON Semiconductor (see CAA instruction manual). For BelaSigna 300, the key identifier components and values are as follows:

Chip	Chip	Chip
Family	Version	Revision
0x03	0x02	0x0100

Support Software

A full suite of comprehensive tools is available to assist software developers from the initial concept and technology assessment through to prototyping and product launch. Simulation, application development and communication tools as well as an Evaluation and Development Kit (EDK) facilitate the development of advanced algorithms on BelaSigna 300.


Training

To facilitate development on the BelaSigna 300 platform, training is available upon request. Contact your account manager for more information.

Company or Product Inquiries

For more information about ON Semiconductor products or services visit our Web site at <u>http://onsemi.com</u>.

PACKAGE DIMENSIONS



BelaSigna is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or other s. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor hardnese against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distrib

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

For additional information, please contact your local Sales Representative