



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2221-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Nu	ımber								
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description					
					PORTC is a bidirectional I/O port.					
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input.					
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM2 output.					
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.					
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST I ² C	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.					
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.					
RC5/SDO RC5 SDO	16	13	I/O O	ST —	Digital I/O. SPI data out.					
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).					
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).					
RE3			_	_	See MCLR/VPP/RE3 pin.					
Vss	8, 19	5, 16	Р	—	Ground reference for logic and I/O pins.					
Vdd	VDD 20 17 P Positive supply for logic and I/O pins.									
Legend: TTL = TTL co ST = Schmi I^2C = ST wit	Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels $I^2C = ST$ with I^2C^{TM} or SMB levels Q = Output									

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

Register	Aŗ	oplicabl	e Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
ADRESH	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
ADRESL	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON0	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
ADCON1	2221	2321	4221	4321	00 0qqq	00 0qqq	uu uuuu
ADCON2	2221	2321	4221	4321	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCPR1L	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCP1CON	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
CCPR2H	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	นนนน นนนน
CCPR2L	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCP2CON	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
BAUDCON	2221	2321	4221	4321	0100 0-00	0100 0-00	uu uuuu
ECCP1DEL	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
ECCP1AS	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
	2221	2321	4221	4321	0000 00	0000 00	uuuu uu
CVRCON	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
CMCON	2221	2321	4221	4321	0000 0111	0000 0111	uuuu uuuu
TMR3H	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR3L	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	uuuu uuuu
T3CON	2221	2321	4221	4321	0000 0000	սսսս սսսս	uuuu uuuu
SPBRGH	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
SPBRG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
RCREG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TXREG	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
TXSTA	2221	2321	4221	4321	0000 0010	0000 0010	սսսս սսսս
RCSTA	2221	2321	4221	4321	0000 000x	0000 000x	սսսս սսսս
EEADR	2221	2321	4221	4321	0000 0000	0000 0000	นนนน นนนน
EEDATA	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
EECON2	2221	2321	4221	4321	0000 0000	0000 0000	0000 0000
EECON1	2221	2321	4221	4321	xx-0 x000	uu-0 u000	uu-0 u000

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

7.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 7-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVLW MOVLW MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	;;	Load TBLPTR with the base address of the word
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD EVEN		
	TBLRD*+	—	;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_ODD		

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

PROGRAM_MEMORY					
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h		;	required sequence
	MOVWF	EECON2		;	write 55h
	MOVLW	0AAh			
	MOVWF	EECON2		;	write AAh
	BSF	EECON1,	WR	;	start program (CPU stall)
	NOP				
	BSF	INTCON,	GIE	;	re-enable interrupts
	DECFSZ	COUNTER	HI	;	loop until done
	GOTO	PROGRAM	LOOP		
	BCF	EECON1,	WREN	;	disable write to memory

7.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

7.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 24.0 "Special Features of the CPU" for more detail.

7.6 Flash Program Operation During Code Protection

See Section 24.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU			bit 21	Program Me	emory Table F	Pointer Uppe	r Byte (TBLP	TR<20:16>)	55
TBPLTRH	Program Me	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	>)			55
TBLPTRL	Program Me	emory Table	Pointer L	ow Byte (TB	LPTR<7:0>)			55
TABLAT	Program Me	emory Table	Latch						55
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
EECON2	EEPROM C	Control Regis	ster 2 (not	t a physical r	egister)				57
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	57
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	58
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	58
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	58

 TABLE 7-2:
 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

RB0/INTO/FLT0/ AN12 RB0 L 0 DIG I LATB<0> data output; not affected by analog input. AN12 1 I TTL PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT0 1 I ST External Interrupt 0 input. FLT0 FLT0 AN12 1 I ANA AD Input Channel 12. ⁽¹⁾ Input St RB1/INT1/AN10 RB1 0 O DIG LATB<1> data output; not affected by analog input enabled. ⁽¹⁾ RB2/INT2/AN8 RB1 1 ANA AD Input Channel 12. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB<1> data output; not affected by analog input. RB2/INT2/AN8 RB2 0 O DIG LATB<1> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB 42 data output; not affected by analog input. RB4/KBI0/AN11 1 I ANA AD Input Channel 8. ⁽¹⁾ LTB 42 data output; not affected by analog input. RB4/KBI0/AN11 1 I ANA AD Input Chan	Pin	Function	TRIS Setting	I/O	l/O Type	Description
AN12 I I I TTL PORTB<-0 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT0 1 I ST External Interrupt 0 input. RB1/INT1/AN10 1 I ST Enhanced PWM Fault input (ECCP1 module); enabled in software. AN12 RB1/INT1/AN10 1 I ANA AD Input Channel 12. ⁽¹⁾ RB1/INT1/AN10 1 I ANA AD Input Channel 12. ⁽¹⁾ INT1 1 I ANA AD Input Channel 12. ⁽¹⁾ INT1 1 I ANA AD Input Channel 12. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB<-2 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB3/AN9/CCP2 RB2 0 O DIG LATB-2-3 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB3/AN9/CCP2 RB3 0 O DIG LATB-2-3 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB4/KBI0/AN11 I ANA A/D Input Channel 9. ⁽¹⁾ I	RB0/INT0/FLT0/	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.
	AN12		1	I	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
FLT0 1 I ST Enhanced PWM Fault input (ECCP1 module): enabled in software. RB1/INT1/AN10 RB1 0 0 DIG LATB<1> data output: not affected by analog input. RB1/INT1/AN10 RB1 0 0 DIG LATB<1> data input: weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ AN10 1 1 ST External Interrupt 1 input. AN10 1 1 AND input Channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 0 DIG LATB<2> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB2/INT2/AN8 RB2 0 0 DIG LATB<2> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB3/AN9/CCP2 RB3 0 0 DIG LATB<3> data output; not affected by analog input. RB3/AN9/CCP2 RB4 0 0 DIG LATB<3> data output; not affected by analog input. RB3/AN9/CCP2 1 1 ANA AD Input Channel 3. ⁽¹⁾ LATB<-3> data output; not affected by analog input. RB4/KBI0/AN11		INT0	1	I	ST	External Interrupt 0 input.
AN12 1 ANA AD Input Channel 12. ⁽¹⁾ RB1/INTI/ANI0 RB1 0 0 DIG LATB-1- data output; not affected by analog input. RB1/INTI/ANI0 1 1 ST External Interrupt 1 input. INT1 1 1 ST External Interrupt 1 input. AN10 1 I AND input Channel 10. ⁽¹⁾ RB2/INT2/ANB RB2 0 O DIG LATB-2- data output; not affected by analog input. RB2/INT2/ANB RB2 0 O DIG LATB-2- data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB-2- data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB-2- data output; not affected by analog input. RB4/KBI0/AN11 ITT2 I ANA A/D Input Channel 8. ⁽¹⁾ RB4/KBI0/AN11 RB4 1 I ANA A/D Input Channel 9. ⁽¹⁾ RB4/KBI0/AN11 RB4 1 I TTL PORTB-3- data output; notaffected by analog input. <td></td> <td>FLT0</td> <td>1</td> <td>I</td> <td>ST</td> <td>Enhanced PWM Fault input (ECCP1 module); enabled in software.</td>		FLT0	1	I	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.
RB1/INT1/AN10 RB1 0 0 DIG LATB<1> data output; not affected by analog input. In 1 In In In PORTB<1> data input; weak pull-up when RBPU bit is cleared. INT1 1 I ST External Interrupt 1 input. AN10 1 I ANA A/D Input Channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB<2> data output; not affected by analog input. RB2/INT2/AN8 RB2 0 O DIG LATB<2> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; not affected by analog input. RB4/KBI0/AN1 RB4 I I ANA A/D Input Channel 9. ⁽¹⁾ RB4/KBI0/AN11 RB4 I I ANA A/D Input Channel 9. ⁽¹⁾ RB4/KBI0/AN11 RB4 I I I ANA A/D Input Channel 9. ⁽¹⁾ RB4/KBI0/AN11 <td></td> <td>AN12</td> <td>1</td> <td>Ι</td> <td>ANA</td> <td>A/D Input Channel 12.⁽¹⁾</td>		AN12	1	Ι	ANA	A/D Input Channel 12. ⁽¹⁾
Image: bit is search in the image is a second sec	RB1/INT1/AN10	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	Ι	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		INT1	1	I	ST	External Interrupt 1 input.
RB2/INT2/AN8 RB2 0 0 DIG LATB<2> data output; not affected by analog input. 1 1 1 TL PORTB-2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT2 1 I ST External Interrupt 2 input. RB3/AN9/CCP2 RB3 0 0 DIG LATB<3> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 0 DIG LATB<3> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 0 DIG LATB<3> data output; not affected by analog input. RB4/KB10/AN11 RB4 0 O DIG CCP2 capture input. RB5/KB11/PGM RB4 0 O DIG LATB<4> data output; not affected by analog input. RB5/KB11/PGM RB5 0 O DIG LATB<4> data output; motalfected by analog input. RB5/KB11/PGM RB6 0 DIG LATB<4> data output; motalfected by analog input. RB5/KB11/PGM RB6 0 O DIG LATB<4> data output; motaffect		AN10	1	Ι	ANA	A/D Input Channel 10. ⁽¹⁾
$ \begin{array}{ c c c c c c } \hline c c c c c c c c c c c c c c c c c c $	RB2/INT2/AN8	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.
$ \begin{array}{ c c c c c } \hline NT2 & 1 & I & ST & External Interrupt 2 input. \\ \hline AN8 & 1 & I & ANA & A/D Input Channel 8. (1) \\ \hline AN8 & 1 & I & ANA & A/D Input Channel 8. (1) \\ \hline RB3/AN9/CCP2 & RB3 & 0 & 0 & DIG & LATB-3> data output; not affected by analog input. \\ \hline I & I & TTL & PORTB-3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline AN9 & 1 & I & ANA & A/D Input Channel 9. (1) \\ \hline CCP2(2) & 0 & 0 & DIG & CCP2 compare and PWM output. \\ \hline CCP2(2) & 0 & 0 & DIG & CCP2 compare and PWM output. \\ \hline I & I & ST & CCP2 capture input. \\ \hline RB4/KBI0/AN11 & RB4 & 0 & 0 & DIG & LATB-4> data output; not affected by analog input \\ \hline RB4/KBI0/AN11 & RB4 & 0 & 0 & DIG & LATB-4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline I & I & TTL & PORTB-4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline KBI0 & 1 & I & TTL & PORTB-4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline KBI0 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline AN11 & 1 & I & TTL & PORTB-5> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI1 & 1 & I & TTL & PORTB-5> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI1 & 1 & I & TTL & PORTB-5> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI1 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB-6> data output. \\ \hline RB6/KBI3/PGD & RB7 & 0 & O & DIG & LATB-6> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI2 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGC & x & I & ST & Serial execution (ICSP TM) clock input for ICSP and ICD operation. (3) \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB-7> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGC & x & I & ST & Serial execution data output for ICSP and ICD operation. (3) \\ \hline x & 0 & DIG & Serial execution data input; weak pull-up when RBPU bit is cleared. \\ \hline $			1	Ι	TTL	PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c } \hline \mbox{AN8} & 1 & 1 & ANA & A/D Input Channel 8. (1) \\ \hline \mbox{RB3/AN9/CCP2} \\ \hline \mbox{RB3/AN9/CCP2} \\ \hline \mbox{RB3} & 0 & 0 & DIG & LATB<3> data output; not affected by analog input. \\ \hline \mbox{Input CPAPA} & 1 & 1 & TTL & PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline \mbox{AN9} & 1 & 1 & ANA & A/D Input Channel 9. (1) \\ \hline \mbox{CCP2} & 0 & 0 & DIG & CCP2 compare and PWM output. \\ \hline \mbox{CCP2} & 0 & 0 & DIG & CCP2 capture input. \\ \hline \mbox{RB4/KBI0/AN11} & RB4 & 0 & 0 & DIG & LATB<4> data output; not affected by analog input. \\ \hline \mbox{Input CP2} & 1 & 1 & ST & CCP2 capture input. \\ \hline \mbox{RB4/KBI0/AN11} & RB4 & 0 & 0 & DIG & LATB<4> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline \mbox{Input CP2} & RB6 & 0 & 0 & DIG & LATB<4> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline \mbox{Input CP3} & RB5 & 0 & 0 & DIG & LATB<4> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) \\ \hline \mbox{Input CP3} & RB5 & 0 & 0 & DIG & LATB<5> data output. \\ \hline \mbox{Interrupt-on-change pin.} \\ \hline Interrupt$		INT2	1	Ι	ST	External Interrupt 2 input.
RB3/AN9/CCP2 RB3 0 0 DIG LATB<3> data output; not affected by analog input. 1 1 1 TTL PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ AN9 1 ANA A/D Input Channel 9. ⁽¹⁾ CCP2(2) 0 0 DIG CCP2 capture input. RB4/KBI0/AN11 RB4 0 0 DIG LATB<4> data output; not affected by analog input. RB4/KBI0/AN11 RB4 0 0 DIG LATB<4> data output; not affected by analog input. RB4/KBI0/AN11 RB4 0 0 DIG LATB<4> data output; not affected by analog input. RB4/KBI0/AN11 RB4 0 0 DIG LATB<4> data output; not affected by analog input. RB4/KBI0/AN11 I I TTL Interrupt-on-change pin. RB4/KBI0/RM I I TTL Interrupt-on-change pin. RB5/KBI1/PGM RB5 0 O DIG LATB<4> data output. RB6/KBI2/PGC RB6 0 O		AN8	1	Ι	ANA	A/D Input Channel 8. ⁽¹⁾
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	RB3/AN9/CCP2	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.
$ \begin{array}{ c c c c c } \hline AN9 & 1 & I & ANA & A/D Input Channel 9.(1) \\ \hline CCP2(2) & 0 & 0 & DIG & CCP2 compare and PWM output. \\ \hline I & I & ST & CCP2 capture input. \\ \hline RB4/KBI0/AN11 & RB4 & 0 & 0 & DIG & LATB<4> data output; not affected by analog input. \\ \hline I & I & TTL & PORTB<4> data output; not affected by analog input. \\ \hline I & I & TTL & PORTB<4> data output; not affected by analog input. \\ \hline I & I & TTL & PORTB<4> data output; not affected by analog input. \\ \hline I & I & TTL & PORTB<4> data output; not affected by analog input. \\ \hline I & I & TTL & Interrupt-on-change pin. \\ \hline AN11 & 1 & I & ANA & A/D Input Channel 11.(1) \\ \hline RB5/KBI1/PGM & RB5 & 0 & 0 & DIG & LATB<5> data output: \\ \hline I & I & TTL & PORTB<5> data output. \\ \hline I & I & TTL & PORTB<5> data output. \\ \hline I & I & TTL & Interrupt-on-change pin. \\ \hline I & I & TTL & Interrupt-on-change pin. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB<5> data output. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB<6> data output. \\ \hline I & I & TTL & Interrupt-on-change pin. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB<6> data output. \\ \hline I & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<6> data output. \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline RB7/KBI3 & 1 & I & TTL & PORTB<7> data output. \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & PORTB<7> data output. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline RB7/KBI3 & 1 & I & TTL & Interrupt-on-ch$			1	Ι	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c c c c c c } \hline \mbox{CCP2}^{(2)} & 0 & 0 & DIG & CCP2 compare and PWM output. \\ \hline Intermational product of the second s$		AN9	1	I	ANA	A/D Input Channel 9. ⁽¹⁾
Image: Rest of the second se		CCP2 ⁽²⁾	0	0	DIG	CCP2 compare and PWM output.
RB4/KBI0/AN11 RB4 0 O DIG LATB<4> data output; not affected by analog input. RB4/KBI0/AN11 I I TTL PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ KB10 1 I TTL PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB5/KB11/PGM KB10 1 I ANA A/D Input Channel 11. ⁽¹⁾ RB5/KB11/PGM RB5 0 O DIG LATB<5> data output. RB5/KB12/PGM RB5 0 O DIG LATB<5> data output. RB6/KB12/PGC RB6 0 O DIG LATB<5> data output. RB6/KB12/PGC RB6 0 O DIG LATB<6> data output. RB6/KB12/PGC RB6 0 O DIG LATB<6> data output. RB6/KB12/PGC RB7 RB7 I I TTL PORTB<6> data output. RB6/KB12/PGC RB7 I I TTL PORTB<6> data output. RD1 I <			1	Ι	ST	CCP2 capture input.
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	RB4/KBI0/AN11	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.
			1	Ι	TTL	PORTB<4> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		KBI0	1	Ι	TTL	Interrupt-on-change pin.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AN11	1	Ι	ANA	A/D Input Channel 11. ⁽¹⁾
$ \begin{array}{ c c c c c } \hline 1 & 1 & 1 & TTL & PORTB<> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI1 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGM & x & I & ST & Single-Supply Programming mode entry (ICSPTM). Enabled by LVP Configuration bit; all other pin functions disabled. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB<> data output. \\ \hline 1 & I & TTL & PORTB<> data output. \\ \hline 1 & I & TTL & PORTB<> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI2 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGC & x & I & ST & Serial execution (ICSPTM) clock input for ICSP and ICD operation. (3) \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline RB1 & I & TTL & PORTB<7> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGD & x & O & DIG & Serial execution data output for ICSP and ICD operation. (3) \\ \hline x & I & ST & Serial execution data input for ICSP and ICD operation. \\ \hline x & I & ST & Serial execution data input for ICSP and ICD operation. \\ \hline x & I & ST & Serial execution data input for ICSP and ICD operation. \\ \hline \end{array}$	RB5/KBI1/PGM	RB5	0	0	DIG	LATB<5> data output.
$ \begin{array}{ c c c c c } \hline KBI1 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGM & x & I & ST & Single-Supply Programming mode entry (ICSP TM). Enabled by LVP Configuration bit; all other pin functions disabled. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB<6> data output. \\ \hline 1 & I & TTL & PORTB<6> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI2 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGC & x & I & ST & Serial execution (ICSP TM) clock input for ICSP and ICD operation. \ 1 & I & TTL & PORTB<7> data output. \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline 1 & I & TTL & PORTB<7> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI3 & 1 & I & TTL & PORTB<7> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGD & x & O & DIG & Serial execution data output for ICSP and ICD operation. \ 3) \\ \hline x & I & ST & Serial execution data input for ICSP and ICD operation. \ 3) \\ \hline \end{array}$			1	Ι	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
PGM x I ST Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled. RB6/KBI2/PGC RB6 0 O DIG LATB<6> data output. RB6/KBI2/PGC RB6 0 O DIG LATB<6> data output. Image: RB6/KBI2/PGC RB6 0 O DIG LATB<6> data output. Image: RB6/KBI2/PGC RB6 0 O DIG LATB<6> data output. Image: RB6/KBI2/PGC KBI2 1 I TTL Interrupt-on-change pin. RB7/KBI3/PGD RB7 0 O DIG LATB<7> data output. RB7/KBI3/PGD Image: RB7 0 DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ RB7/KBI3/PGD Image: RB7 Image: RB7<		KBI1	1	I	TTL	Interrupt-on-change pin.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		PGM	х	I	ST	Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled.
$ \begin{array}{ c c c c c } \hline & 1 & I & TTL & PORTB<> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBl2 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGC & x & I & ST & Serial execution (ICSP TM) clock input for ICSP and ICD operation.(3) \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline 1 & I & TTL & PORTB<7> data input; weak pull-up when RBPU bit is cleared. \\ \hline KBI3 & 1 & I & TTL & Interrupt-on-change pin. \\ \hline PGD & x & O & DIG & Serial execution data output for ICSP and ICD operation.(3) \\ \hline x & I & ST & Serial execution data input for ICSP and ICD operation.(3) \\ \hline \end{array} $	RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.
$\begin{tabular}{ c c c c c c } \hline KBI2 & 1 & I & ITL & Interrupt-on-change pin. \\ \hline PGC & x & I & ST & Serial execution (ICSP TM) clock input for ICSP and ICD operation. \end{tabular} \end{tabular} \end{tabular} \end{tabular} RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline I & I & ITL & PORTB<7> data input; weak pull-up when \overline{RBPU} bit is cleared.\hline KBI3 & 1 & I & ITL & Interrupt-on-change pin. \\ \hline PGD & x & O & DIG & Serial execution data output for ICSP and ICD operation. \end{tabular} tabu$			1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		KBI2	1	I	TTL	Interrupt-on-change pin.
RB7/KBI3/PGD RB7 0 O DIG LATB<7> data output. 1 I TTL PORTB<7> data input; weak pull-up when RBPU bit is cleared. KBI3 1 I TTL Interrupt-on-change pin. PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾		PGC	х	Ι	ST	Serial execution (ICSP [™]) clock input for ICSP and ICD operation. ⁽³⁾
I I TTL PORTB<7> data input; weak pull-up when RBPU bit is cleared. KBI3 1 I TTL Interrupt-on-change pin. PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾	RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.
KBI3 1 I TTL Interrupt-on-change pin. PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾			1	Ι	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾		KBI3	1	I	TTL	Interrupt-on-change pin.
x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾		PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽³⁾
			х	Ι	ST	Serial execution data input for ICSP and ICD operation. ⁽³⁾

TABLE 11-3: PORTB I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Configuration on POR is determined by the PBADEN Configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is '0'. Default assignment is RC1.

3: All other pin functions are disabled when ICSP or ICD are enabled.

11.4 PORTD, TRISD and LATD Registers

Note:	PORTD	is	only	available	on	40/44-pin
	devices.					

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note: On a Power-on Reset, these pins are configured as digital inputs. PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 11.6 "Parallel Slave Port"** for additional information on the Parallel Slave Port (PSP).

Note:	When the Enhanced PWM mode is used										
	with either dual or quad outputs, the PSP										
	functions of PORTD are automatically										
	disabled.										

EXAMPLE 11-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method
		; to clear output
MOVLW	OCFh	; Value used to
		; initialize data ; direction
MOVWF	TRISD	; Set RD<3:0> as inputs : RD<5:4> as outputs
		; RD<7:6> as inputs

14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 18.0 "Master Synchronous Serial Port (MSSP) Module".



FIGURE 14-1: TIMER2 BLOCK DIAGRAM

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
TMR2	Timer2 Register								
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	56
PR2	Timer2 Per	iod Register							56

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

17.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 17-4). This mode can be used for half-bridge applications, as shown in Figure 17-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC<6:0>, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 17.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 17-4: HALF-BRIDGE PWM



FIGURE 17-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS





FIGURE 17-7: EXAMPLE OF FULL-BRIDGE APPLICATION

17.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows user to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS<1:0> bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 17-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 17-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 17-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

18.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 18-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
ſ	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
	bit 7							bit 0

bit 7 SMP: Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

bit 6 CKE: SPI Clock Select bit

- 1 = Transmit occurs on transition from active to Idle clock state
- $\ensuremath{\scriptscriptstyle 0}$ = Transmit occurs on transition from Idle to active clock state

Note: Polarity of clock state is set by the CKP bit (SSPCON1<4>).

- bit 5 **D/A:** Data/Address bit Used in I²C[™] mode only.
- bit 4 **P:** Stop bit Used in I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.
- bit 3 **S:** Start bit Used in I²C mode only.
- bit 2 **R/W:** Read/Write Information bit Used in I²C mode only.
- bit 1 **UA:** Update Address bit Used in I²C mode only.
- bit 0 BF: Buffer Full Status bit (Receive mode only)
 - 1 = Receive complete, SSPBUF is full
 - 0 = Receive not complete, SSPBUF is empty

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

18.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (MSSP interrupt, if enabled):

- · Start condition
- Stop condition
- · Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start



REGISTER 19-2:	RCSTA: RECEIVE STATUS AND CONTROL REGISTER										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
	bit 7							bit 0			
bit 7	SPEN: Ser	rial Port Ena	ble bit								
	1 = Serial µ 0 = Serial µ	port enabled	(configures I (held in Re	RX/DT and set)	TX/CK pins	as serial po	rt pins)				
bit 6	RX9: 9-bit	Receive Ena	able bit								
	1 = Selects 0 = Selects	s 9-bit recep s 8-bit recep	tion tion								
bit 5	SREN: Single Receive Enable bit										
	Asynchronous mode: Don't care.										
	Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive										
	This bit is o	his bit is cleared after reception is complete. <u>Synchronous mode – Slave:</u> Don't care.									
bit 4	CDEN: Con	ntinuqua Da	aaiya Enabl	a hit							
DIL 4	Asynchronous mode:										
	1 = Enables receiver 0 = Disables receiver										
	Synchronous mode:										
	1 = Enable 0 = Disable	ables continuous receive until enable bit CREN is cleared (CREN overrides SREN) sables continuous receive									
bit 3	ADDEN: A	ddress Dete	ct Enable bi	t							
	Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables interrupt and loads the receive buffer when F is set										
	Asynchron Don't care.	ous mode 9	-bit (RX9 = 0	<u>)):</u>				o panty on			
bit 2	FERR: Fra	ming Error b	bit								
	1 = Framin 0 = No frar	ig error (can ning error	be updated	by reading	RCREG regi	ster and rec	eiving next	valid byte)			
bit 1	OERR: Ov	errun Error I	oit								
	1 = Overru 0 = No ove	n error (can errun error	be cleared l	by clearing b	oit CREN)						
bit 0	RX9D: 9th	bit of Receiv	ved Data								
	This can be	e address/da	ata bit or a p	arity bit and	must be cal	culated by u	ser firmwar	e.			
	Legend]			
	R = Reada	ble bit	M = M	/ritable bit	[] = [Inim	nlemented	bit read as	ʻ0'			
	-n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	Inknown			

		·		
BRG Value	XXXXh	0000h	<u> </u>	001Ch
RX pin		Start	- Edge #1 - Edge #2 - Edge #3 - Edge #4 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7	– Edge #5 Stop Bit
BRG Clock				
ABDEN bit	Set by User —	, , ,		Auto-Cleared
RCIF bit (Interrupt)		1 1 1 1		
Read RCREG		, , , , ,		
SPBRG		ı	xxxxh X	1Ch
SPBRGH			XXXXh	00h

FIGURE 19-2: BRG OVERFLOW SEQUENCE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	57
TXREG	EUSART T	ransmit Reg	jister						57
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	57
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	57
SPBRGH	EUSART B	Baud Rate G	enerator Re	gister High I	Byte				57
SPBRG	EUSART B	Baud Rate G	enerator Re	gister Low E	Byte				57

TABLE 19-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾
_	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source) 1 = VREF- (AN2)

0 = Vss

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source) 1 = VREF+ (AN3)

0 = VDD

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits

PCFG<3:0>	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO
₀₀₀₀ (1)	А	Α	Α	Α	А	Α	Α	Α	Α	Α	Α	Α	Α
0001	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	А	Α	Α	Α	Α	Α	Α	А	Α	Α	Α	Α	Α
0011	D	Α	Α	Α	А	Α	Α	А	Α	Α	Α	Α	Α
0100	D	D	Α	Α	А	Α	Α	Α	А	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	А	А	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111 (1)	D	D	D	D	D	А	А	А	А	А	А	А	А
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	Α	А
1110	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

- **Note 1:** The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.
 - 2: AN5 through AN7 are available only on 40/44-pin devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

		-								
	R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1		
	MCLRE		—		_	LPT10SC	PBADEN	CCP2MX		
	bit 7							bit 0		
	_									
bit 7	MCLRE: M	ICLR Pin Er	nable bit							
	1 = MCLR	pin enabled	l; RE <u>3 input</u>	pin disabled						
	0 = RE3 in	put pin enal	oled; MCLR	disabled						
bit 6-3	Unimplem	ented: Rea	d as '0'							
bit 2	LPT1OSC: Low-Power Timer1 Oscillator Enable bit									
	1 = Timer1 configured for low-power operation									
	0 = Timer1	configured	for higher p	ower operat	ion					
bit 1	PBADEN:	PORTB A/E	D Enable bit							
	(Affects AD	CON1 Res	et state. AD	CON1 control	ols PORTB	<4:0> pin cor	nfiguration.)			
	1 = PORTE	3<4:0> pins	are configu	red as analo	g input cha	nnels on Res	set			
	0 = PORTE	3<4:0> pins	are configu	red as digita	I I/O on Res	set				
bit 0	CCP2MX:	CCP2 MUX	bit							
	1 = CCP2 i	nput/output	is multiplex	ed with RC1						
	0 = CCP2 input/output is multiplexed with RB3									
	r									
	Legend:									
	R = Reada	ble bit	P = Progr	ammable bit	t U = Uni	mplemented	bit, read as	'0'		
	-n = Value	when devic	e is unprogra	ammed	u = Unc	hanged from	programme	d state		

REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

CAL	.LW	Subroutir	Subroutine Call Using WREG							
Synta	ax:	CALLW								
Oper	ands:	None								
Oper	ation:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ (PCLATH) - (PCLATU) -	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$							
Statu	s Affected:	None	None							
Enco	oding:	0000	0000 000	01 0100						
Desc	ription	First, the re pushed ontr contents of existing vali contents of latched into respectively executed as new next in Unlike CALI update W, S	pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to undate W. STATUS or BSR							
Word	ls:	1								
Cvcle	es:	2								
QC	vcle Activity:									
	Q1	Q2	Q3	Q4						
	Decode	Read	PUSH PC to	No						
	No	No	No	No						
	operation	operation	operation	operation						
Example:HERECALLWBefore InstructionPC=PCLATH10hPCLATU00hW=06hAfter InstructionPC=001006hTOS=address (HERE + 2)PCLATH =PCLATU =00hW=06h										

MOVSF Move Indexed to f										
Synta	ax:	MOVSF [z	<u>z_s],</u> f _d							
Oper	ands:	$0 \le z_s \le 12$ $0 \le f_d \le 409$	7 95							
Oper	ration:	((FSR2) + z	$(z_s) \rightarrow f_d$							
Statu	is Affected:	None	None							
Enco 1st w 2nd v	oding: vord (source) word (destin.)	1110 1111	1110 1011 0zzz zz 1111 ffff ffff ff							
Word	ription: ds:	The content moved to d actual addr determined offset ' z_s ' in FSR2. The register is s ' f_d ' in the set can be any space (000 The MOVSF PCL, TOSL destination If the result an indirect value return 2	The contents of the source register are moved to destination register ' f_d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' f_d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h.							
Cycle	es:	2								
QC		02	02		04					
	Decode	Determine source addr	Determine source add	e Ir so	Read urce req					
Decode		No operation No dummy read	No operation	re	Write gister 'f' (dest)					
Exan	nple:	MOVSF	[05h], RE	G2						
	Before Instruct FSR2 Contents of 85h REG2 After Instructio	tion = 80 = 33 = 11 n	h h h							

FSR2 Contents

of 85h REG2

=

= = 80h

33h 33h

25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause le	gacy applicat	ions
	to behave	errat	ically or fa	ail entirely.	

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 6.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0) or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing mode.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing mode, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{y}$, or the PE directive in the source listing.

25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F2221/2321/ 4221/4321 family, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.



FIGURE 27-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

Param. No.	Symbol	Characterist	Min	Мах	Units	Conditions	
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	to SCK Edge	20	_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to t of Byte 2	1.5 Tcy + 40	—	ns		
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	Hold Time of SDI Data Input to SCK Edge			ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
78	TscR SCK Output Rise Time		PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V

PIC18FXXXX

PIC18LFXXXX

TABLE 27-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

79

80

81

TscF

TscH2doV,

TscL2doV

TdoV2scH,

TdoV2scL

SCK Output Fall Time

SCK Edge

SDO Data Output Valid after

SDO Data Output Setup to SCK Edge

25

50

100

_

_

_

TCY

ns

ns

ns

ns

VDD = 2.0V

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442*". The changes discussed, while device specific, are generally applicable to all mid-range to Enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*".

This Application Note is available as Literature Number DS00726.