



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | PIC                                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                               |
| Speed                      | 40MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                                   |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                                                                                                         |
| Number of I/O              | 25                                                                                                                                                                  |
| Program Memory Size        | 4KB (2K x 16)                                                                                                                                                       |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | 256 x 8                                                                                                                                                             |
| RAM Size                   | 512 x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V                                                                                                                                                           |
| Data Converters            | A/D 10x10b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)                                                                                                                                      |
| Supplier Device Package    | 28-SSOP                                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2221-i-ss">https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2221-i-ss</a> |

# PIC18F2221/2321/4221/4321 FAMILY

**TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name            | Pin Number        |       | Pin Type | Buffer Type      | Description                                                       |
|---------------------|-------------------|-------|----------|------------------|-------------------------------------------------------------------|
|                     | SPDIP, SOIC, SSOP | QFN   |          |                  |                                                                   |
| RC0/T1OSO/T13CKI    | 11                | 8     | I/O      | ST               | PORTC is a bidirectional I/O port.                                |
| RC0                 |                   |       | O        | —                | Digital I/O.                                                      |
| T1OSO               |                   |       | I        | ST               | Timer1 oscillator analog output.                                  |
| T13CKI              |                   |       | I        | ST               | Timer1/Timer3 external clock input.                               |
| RC1/T1OSI/CCP2      | 12                | 9     | I/O      | ST               | Digital I/O.                                                      |
| RC1                 |                   |       | I        | Analog           | Timer1 oscillator analog input.                                   |
| T1OSI               |                   |       | I/O      | ST               | Capture 2 input/Compare 2 output/PWM2 output.                     |
| CCP2 <sup>(1)</sup> |                   |       | I/O      | ST               |                                                                   |
| RC2/CCP1            | 13                | 10    | I/O      | ST               | Digital I/O.                                                      |
| RC2                 |                   |       | I/O      | ST               | Capture 1 input/Compare 1 output/PWM1 output.                     |
| CCP1                |                   |       | I/O      | ST               |                                                                   |
| RC3/SCK/SCL         | 14                | 11    | I/O      | ST               | Digital I/O.                                                      |
| RC3                 |                   |       | I/O      | ST               | Synchronous serial clock input/output for SPI mode.               |
| SCK                 |                   |       | I/O      | ST               | Synchronous serial clock input/output for I <sup>2</sup> C™ mode. |
| SCL                 |                   |       | I/O      | I <sup>2</sup> C |                                                                   |
| RC4/SDI/SDA         | 15                | 12    | I/O      | ST               | Digital I/O.                                                      |
| RC4                 |                   |       | I        | ST               | SPI data in.                                                      |
| SDI                 |                   |       | I/O      | I <sup>2</sup> C | I <sup>2</sup> C data I/O.                                        |
| SDA                 |                   |       | I/O      | I <sup>2</sup> C |                                                                   |
| RC5/SDO             | 16                | 13    | I/O      | ST               | Digital I/O.                                                      |
| RC5                 |                   |       | O        | —                | SPI data out.                                                     |
| SDO                 |                   |       | O        | —                |                                                                   |
| RC6/TX/CK           | 17                | 14    | I/O      | ST               | Digital I/O.                                                      |
| RC6                 |                   |       | O        | —                | EUSART asynchronous transmit.                                     |
| TX                  |                   |       | I/O      | ST               | EUSART synchronous clock (see related RX/DT).                     |
| CK                  |                   |       | I/O      | ST               |                                                                   |
| RC7/RX/DT           | 18                | 15    | I/O      | ST               | Digital I/O.                                                      |
| RC7                 |                   |       | I        | ST               | EUSART asynchronous receive.                                      |
| RX                  |                   |       | I/O      | ST               | EUSART synchronous data (see related TX/CK).                      |
| DT                  |                   |       | I/O      | ST               |                                                                   |
| RE3                 | —                 | —     | —        | —                | See MCLR/VPP/RE3 pin.                                             |
| Vss                 | 8, 19             | 5, 16 | P        | —                | Ground reference for logic and I/O pins.                          |
| VDD                 | 20                | 17    | P        | —                | Positive supply for logic and I/O pins.                           |

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
ST = Schmitt Trigger input with CMOS levels      I = Input      P = Power  
I<sup>2</sup>C = ST with I<sup>2</sup>C™ or SMB levels      O = Output

**Note 1:** Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

**2:** Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

# PIC18F2221/2321/4221/4321 FAMILY

**TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name            | Pin Number |     |      | Pin Type | Buffer Type      | Description                                                       |
|---------------------|------------|-----|------|----------|------------------|-------------------------------------------------------------------|
|                     | PDIP       | QFN | TQFP |          |                  |                                                                   |
| RC0/T1OSO/T13CKI    | 15         | 34  | 32   | I/O      | ST               | PORTC is a bidirectional I/O port.                                |
| RC0                 |            |     |      | O        | —                | Digital I/O.                                                      |
| T1OSO               |            |     |      | I        | ST               | Timer1 oscillator analog output.                                  |
| T13CKI              |            |     |      |          |                  | Timer1/Timer3 external clock input.                               |
| RC1/T1OSI/CCP2      | 16         | 35  | 35   | I/O      | ST               | Digital I/O.                                                      |
| RC1                 |            |     |      | I        | CMOS             | Timer1 oscillator analog input.                                   |
| T1OSI               |            |     |      | I/O      | ST               | Capture 2 input/Compare 2 output/PWM2 output.                     |
| CCP2 <sup>(1)</sup> |            |     |      |          |                  |                                                                   |
| RC2/CCP1/P1A        | 17         | 36  | 36   | I/O      | ST               | Digital I/O.                                                      |
| RC2                 |            |     |      | I/O      | ST               | Capture 1 input/Compare 1 output/PWM1 output.                     |
| CCP1                |            |     |      | O        | —                | Enhanced CCP1 output.                                             |
| P1A                 |            |     |      |          |                  |                                                                   |
| RC3/SCK/SCL         | 18         | 37  | 37   | I/O      | ST               | Digital I/O.                                                      |
| RC3                 |            |     |      | I/O      | ST               | Synchronous serial clock input/output for SPI mode.               |
| SCK                 |            |     |      |          |                  |                                                                   |
| SCL                 |            |     |      | I/O      | I <sup>2</sup> C | Synchronous serial clock input/output for I <sup>2</sup> C™ mode. |
| RC4/SDI/SDA         | 23         | 42  | 42   | I/O      | ST               | Digital I/O.                                                      |
| RC4                 |            |     |      | I        | ST               | SPI data in.                                                      |
| SDI                 |            |     |      | I/O      | I <sup>2</sup> C | I <sup>2</sup> C data I/O.                                        |
| SDA                 |            |     |      |          |                  |                                                                   |
| RC5/SDO             | 24         | 43  | 43   | I/O      | ST               | Digital I/O.                                                      |
| RC5                 |            |     |      | O        | —                | SPI data out.                                                     |
| SDO                 |            |     |      |          |                  |                                                                   |
| RC6/TX/CK           | 25         | 44  | 44   | I/O      | ST               | Digital I/O.                                                      |
| RC6                 |            |     |      | O        | —                | EUSART asynchronous transmit.                                     |
| TX                  |            |     |      | I/O      | ST               | EUSART synchronous clock (see related RX/DT).                     |
| CK                  |            |     |      |          |                  |                                                                   |
| RC7/RX/DT           | 26         | 1   | 1    | I/O      | ST               | Digital I/O.                                                      |
| RC7                 |            |     |      | I        | ST               | EUSART asynchronous receive.                                      |
| RX                  |            |     |      | I/O      | ST               | EUSART synchronous data (see related TX/CK).                      |
| DT                  |            |     |      |          |                  |                                                                   |

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I<sup>2</sup>C = ST with I<sup>2</sup>C™ or SMB levels

CMOS = CMOS compatible input or output

I = Input

P = Power

O = Output

**Note 1:** Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

**2:** Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

# PIC18F2221/2321/4221/4321 FAMILY

## 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- **Value and type of capacitor:** A 0.1  $\mu\text{F}$  (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- **Placement on the printed circuit board:** The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- **Handling high-frequency noise:** If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu\text{F}$  to 0.001  $\mu\text{F}$ . Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu\text{F}$  in parallel with 0.001  $\mu\text{F}$ ).
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu\text{F}$  to 47  $\mu\text{F}$ .


## 2.3 Master Clear ( $\overline{\text{MCLR}}$ ) Pin

The  $\overline{\text{MCLR}}$  pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels ( $V_{IH}$  and  $V_{IL}$ ) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

**FIGURE 2-2: EXAMPLE OF  $\overline{\text{MCLR}}$  PIN CONNECTIONS**



# PIC18F2221/2321/4221/4321 FAMILY

## 3.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 3-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<3:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCS<1:0> bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF<2:0>) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out and

the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0 "Power-Managed Modes"**.

**Note 1:** The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.

**2:** It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

## 3.7.2 OSCILLATOR TRANSITIONS

The PIC18F2221/2321/4221/4321 family of devices contains circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

# PIC18F2221/2321/4221/4321 FAMILY

**TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS**

| Register | Applicable Devices |      |      |      | Power-on Reset,<br>Brown-out Reset | MCLR Resets,<br>WDT Reset,<br>RESET Instruction,<br>Stack Resets | Wake-up via WDT<br>or Interrupt |
|----------|--------------------|------|------|------|------------------------------------|------------------------------------------------------------------|---------------------------------|
| TOSU     | 2221               | 2321 | 4221 | 4321 | ---0 0000                          | ---0 0000                                                        | ---0 uuuu <sup>(3)</sup>        |
| TOSH     | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu <sup>(3)</sup>        |
| TOSL     | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu <sup>(3)</sup>        |
| STKPTR   | 2221               | 2321 | 4221 | 4321 | 00-0 0000                          | uu-0 0000                                                        | uu-u uuuu <sup>(3)</sup>        |
| PCLATU   | 2221               | 2321 | 4221 | 4321 | --00 0000                          | --00 0000                                                        | --uu uuuu                       |
| PCLATH   | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| PCL      | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | PC + 2 <sup>(2)</sup>           |
| TBLPTRU  | 2221               | 2321 | 4221 | 4321 | --00 0000                          | --00 0000                                                        | --uu uuuu                       |
| TBLPTRH  | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| TBLPTRL  | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| TABLAT   | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| PRODH    | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| PRODL    | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| INTCON   | 2221               | 2321 | 4221 | 4321 | 0000 000x                          | 0000 000u                                                        | uuuu uuuu <sup>(1)</sup>        |
| INTCON2  | 2221               | 2321 | 4221 | 4321 | 1111 -1-1                          | 1111 -1-1                                                        | uuuu -u-u <sup>(1)</sup>        |
| INTCON3  | 2221               | 2321 | 4221 | 4321 | 11-0 0-00                          | 11-0 0-00                                                        | uu-u u-uu <sup>(1)</sup>        |
| INDF0    | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| POSTINC0 | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| POSTDEC0 | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| PREINC0  | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| PLUSW0   | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| FSR0H    | 2221               | 2321 | 4221 | 4321 | ---- 0000                          | ---- 0000                                                        | ---- uuuu                       |
| FSR0L    | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| WREG     | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| INDF1    | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| POSTINC1 | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| POSTDEC1 | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| PREINC1  | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |
| PLUSW1   | 2221               | 2321 | 4221 | 4321 | N/A                                | N/A                                                              | N/A                             |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.  
Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 5-3 for Reset value for specific condition.
- 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

# PIC18F2221/2321/4221/4321 FAMILY

**TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)**

| Register | Applicable Devices |      |      |      | Power-on Reset,<br>Brown-out Reset | MCLR Resets,<br>WDT Reset,<br>RESET Instruction,<br>Stack Resets | Wake-up via WDT<br>or Interrupt |
|----------|--------------------|------|------|------|------------------------------------|------------------------------------------------------------------|---------------------------------|
| ADRESH   | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| ADRESL   | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| ADCON0   | 2221               | 2321 | 4221 | 4321 | --00 0000                          | --00 0000                                                        | --uu uuuu                       |
| ADCON1   | 2221               | 2321 | 4221 | 4321 | --00 0qqq                          | --00 0qqq                                                        | --uu uuuu                       |
| ADCON2   | 2221               | 2321 | 4221 | 4321 | 0-00 0000                          | 0-00 0000                                                        | u-uu uuuu                       |
| CCPR1H   | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| CCPR1L   | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| CCP1CON  | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
|          | 2221               | 2321 | 4221 | 4321 | --00 0000                          | --00 0000                                                        | --uu uuuu                       |
| CCPR2H   | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| CCPR2L   | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| CCP2CON  | 2221               | 2321 | 4221 | 4321 | --00 0000                          | --00 0000                                                        | --uu uuuu                       |
| BAUDCON  | 2221               | 2321 | 4221 | 4321 | 0100 0-00                          | 0100 0-00                                                        | --uu uuuu                       |
| ECCP1DEL | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| ECCP1AS  | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
|          | 2221               | 2321 | 4221 | 4321 | 0000 00--                          | 0000 00--                                                        | uuuu uu--                       |
| CVRCON   | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| CMCON    | 2221               | 2321 | 4221 | 4321 | 0000 0111                          | 0000 0111                                                        | uuuu uuuu                       |
| TMR3H    | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| TMR3L    | 2221               | 2321 | 4221 | 4321 | xxxx xxxx                          | uuuu uuuu                                                        | uuuu uuuu                       |
| T3CON    | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | uuuu uuuu                                                        | uuuu uuuu                       |
| SPBRGH   | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| SPBRG    | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| RCREG    | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| TXREG    | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| TXSTA    | 2221               | 2321 | 4221 | 4321 | 0000 0010                          | 0000 0010                                                        | uuuu uuuu                       |
| RCSTA    | 2221               | 2321 | 4221 | 4321 | 0000 000x                          | 0000 000x                                                        | uuuu uuuu                       |
| EEADR    | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| EEDATA   | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | uuuu uuuu                       |
| EECON2   | 2221               | 2321 | 4221 | 4321 | 0000 0000                          | 0000 0000                                                        | 0000 0000                       |
| EECON1   | 2221               | 2321 | 4221 | 4321 | xx-0 x000                          | uu-0 u000                                                        | uu-0 u000                       |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.  
Shaded cells indicate conditions do not apply for the designated device.

- Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4:** See Table 5-3 for Reset value for specific condition.
- 5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

# PIC18F2221/2321/4221/4321 FAMILY

## 6.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 7.0 “Flash Program Memory”**. Data EEPROM is discussed separately in **Section 8.0 “Data EEPROM Memory”**.

## 6.1 Program Memory Organization


PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all ‘0’s (a NOP instruction).

The PIC18F2221 and PIC18F4221 each have 4 Kbytes of Flash memory and can store up to 2048 single-word instructions. The PIC18F2321 and PIC18F4321 each have 8 Kbytes of Flash memory and can store up to 4096 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18F2221/4221 and PIC18F2321/4321 devices are shown in Figure 6-1.

**FIGURE 6-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2221/2321/4221/4321 FAMILY DEVICES**



# PIC18F2221/2321/4221/4321 FAMILY

## 6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see **Section 6.1.1 "Program Counter"**).

Figure 6-4 shows an example of how instruction words are stored in the program memory.

The **CALL** and **GOTO** instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 6-4 shows how the instruction **GOTO 0006h** is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 24.0 "Instruction Set Summary"** provides further details of the instruction set.

**FIGURE 6-4: INSTRUCTIONS IN PROGRAM MEMORY**

|                                    |       |            | Word Address |         |         |
|------------------------------------|-------|------------|--------------|---------|---------|
|                                    |       |            | LSB = 1      | LSB = 0 | ↓       |
| Program Memory<br>Byte Locations → |       |            |              |         | 000000h |
|                                    |       |            |              |         | 000002h |
|                                    |       |            |              |         | 000004h |
|                                    |       |            |              |         | 000006h |
| Instruction 1:                     | MOVLW | 055h       | 0Fh          | 55h     | 000008h |
| Instruction 2:                     | GOTO  | 0006h      | EFh          | 03h     | 00000Ah |
|                                    |       |            | F0h          | 00h     | 00000Ch |
|                                    |       |            | C1h          | 23h     | 00000Eh |
| Instruction 3:                     | MOVFF | 123h, 456h | F4h          | 56h     | 000010h |
|                                    |       |            |              |         | 000012h |
|                                    |       |            |              |         | 000014h |

## 6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: **CALL**, **MOVFF**, **GOTO** and **LSFR**. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSBs of an instruction specifies a special form of **NOP**. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by

the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a **NOP** is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

**Note:** See **Section 6.6 "PIC18 Instruction Execution and the Extended Instruction Set"** for information on two-word instructions in the extended instruction set.

**EXAMPLE 6-4: TWO-WORD INSTRUCTIONS**

| CASE 1:             |             |            |                              |
|---------------------|-------------|------------|------------------------------|
| Object Code         | Source Code |            |                              |
| 0110 0110 0000 0000 | TSTFSZ      | REG1       | ; is RAM location 0?         |
| 1100 0001 0010 0011 | MOVFF       | REG1, REG2 | ; No, skip this word         |
| 1111 0100 0101 0110 |             |            | ; Execute this word as a NOP |
| 0010 0100 0000 0000 | ADDWF       | REG3       | ; continue code              |
| CASE 2:             |             |            |                              |
| Object Code         | Source Code |            |                              |
| 0110 0110 0000 0000 | TSTFSZ      | REG1       | ; is RAM location 0?         |
| 1100 0001 0010 0011 | MOVFF       | REG1, REG2 | ; Yes, execute this word     |
| 1111 0100 0101 0110 |             |            | ; 2nd word of instruction    |
| 0010 0100 0000 0000 | ADDWF       | REG3       | ; continue code              |

# PIC18F2221/2321/4221/4321 FAMILY

**TABLE 11-7: PORTD I/O SUMMARY**

| Pin          | Function | TRIS Setting | I/O | I/O Type | Description                                                                                                                                       |
|--------------|----------|--------------|-----|----------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| RD0/PSP0     | RD0      | 0            | O   | DIG      | LATD<0> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<0> data input.                                                                                                                              |
|              | PSP0     | x            | O   | DIG      | PSP read data output (LATD<0>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
| RD1/PSP1     | RD1      | 0            | O   | DIG      | LATD<1> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<1> data input.                                                                                                                              |
|              | PSP1     | x            | O   | DIG      | PSP read data output (LATD<1>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
| RD2/PSP2     | RD2      | 0            | O   | DIG      | LATD<2> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<2> data input.                                                                                                                              |
|              | PSP2     | x            | O   | DIG      | PSP read data output (LATD<2>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
| RD3/PSP3     | RD3      | 0            | O   | DIG      | LATD<3> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<3> data input.                                                                                                                              |
|              | PSP3     | x            | O   | DIG      | PSP read data output (LATD<3>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
| RD4/PSP4     | RD4      | 0            | O   | DIG      | LATD<4> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<4> data input.                                                                                                                              |
|              | PSP4     | x            | O   | DIG      | PSP read data output (LATD<4>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
| RD5/PSP5/P1B | RD5      | 0            | O   | DIG      | LATD<5> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<5> data input.                                                                                                                              |
|              | PSP5     | x            | O   | DIG      | PSP read data output (LATD<5>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
|              | P1B      | 0            | O   | DIG      | ECCP1 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
|              |          |              |     |          |                                                                                                                                                   |
| RD6/PSP6/P1C | RD6      | 0            | O   | DIG      | LATD<6> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<6> data input.                                                                                                                              |
|              | PSP6     | x            | O   | DIG      | PSP read data output (LATD<6>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
|              | P1C      | 0            | O   | DIG      | ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
|              |          |              |     |          |                                                                                                                                                   |
| RD7/PSP7/P1D | RD7      | 0            | O   | DIG      | LATD<7> data output.                                                                                                                              |
|              |          | 1            | I   | ST       | PORTD<7> data input.                                                                                                                              |
|              | PSP7     | x            | O   | DIG      | PSP read data output (LATD<7>); takes priority over port data.                                                                                    |
|              |          | x            | I   | TTL      | PSP write data input.                                                                                                                             |
|              | P1D      | 0            | O   | DIG      | ECCP1 Enhanced PWM output, Channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
|              |          |              |     |          |                                                                                                                                                   |

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

# PIC18F2221/2321/4221/4321 FAMILY

## 14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).


A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscale control bits, T2OUTPS<3:0> (T2CON<6:3>).

## 14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in **Section 18.0 “Master Synchronous Serial Port (MSSP) Module”**.

**FIGURE 14-1: TIMER2 BLOCK DIAGRAM**



**TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

| Name   | Bit 7                  | Bit 6     | Bit 5    | Bit 4    | Bit 3    | Bit 2  | Bit 1   | Bit 0   | Reset Values on page |
|--------|------------------------|-----------|----------|----------|----------|--------|---------|---------|----------------------|
| INTCON | GIE/GIEH               | PEIE/GIEL | TMR0IE   | INT0IE   | RBIE     | TMR0IF | INT0IF  | RBIF    | 55                   |
| PIR1   | PSPIF <sup>(1)</sup>   | ADIF      | RCIF     | TXIF     | SSPIF    | CCP1IF | TMR2IF  | TMR1IF  | 58                   |
| PIE1   | PSPIE <sup>(1)</sup>   | ADIE      | RCIE     | TXIE     | SSPIE    | CCP1IE | TMR2IE  | TMR1IE  | 58                   |
| IPR1   | PSPIP <sup>(1)</sup>   | ADIP      | RCIP     | TXIP     | SSPIP    | CCP1IP | TMR2IP  | TMR1IP  | 58                   |
| TMR2   | Timer2 Register        |           |          |          |          |        |         |         | 56                   |
| T2CON  | —                      | T2OUTPS3  | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 56                   |
| PR2    | Timer2 Period Register |           |          |          |          |        |         |         | 56                   |

**Legend:** — = unimplemented, read as ‘0’. Shaded cells are not used by the Timer2 module.

**Note 1:** These bits are unimplemented on 28-pin devices and read as ‘0’.

# PIC18F2221/2321/4221/4321 FAMILY

## REGISTER 19-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0  | R-0  | R-x   |
|-------|-------|-------|-------|-------|------|------|-------|
| SPEN  | RX9   | SREN  | CREN  | ADDEN | FERR | OERR | RX9D  |
| bit 7 |       |       |       |       |      |      | bit 0 |

- bit 7 **SPEN:** Serial Port Enable bit  
 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)  
 0 = Serial port disabled (held in Reset)
- bit 6 **RX9:** 9-bit Receive Enable bit  
 1 = Selects 9-bit reception  
 0 = Selects 8-bit reception
- bit 5 **SREN:** Single Receive Enable bit  
Asynchronous mode:  
 Don't care.  
Synchronous mode – Master:  
 1 = Enables single receive  
 0 = Disables single receive  
 This bit is cleared after reception is complete.  
Synchronous mode – Slave:  
 Don't care.
- bit 4 **CREN:** Continuous Receive Enable bit  
Asynchronous mode:  
 1 = Enables receiver  
 0 = Disables receiver  
Synchronous mode:  
 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)  
 0 = Disables continuous receive
- bit 3 **ADDEN:** Address Detect Enable bit  
Asynchronous mode 9-bit (RX9 = 1):  
 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set  
 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit  
Asynchronous mode 9-bit (RX9 = 0):  
 Don't care.
- bit 2 **FERR:** Framing Error bit  
 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)  
 0 = No framing error
- bit 1 **OERR:** Overrun Error bit  
 1 = Overrun error (can be cleared by clearing bit CREN)  
 0 = No overrun error
- bit 0 **RX9D:** 9th bit of Received Data  
 This can be address/data bit or a parity bit and must be calculated by user firmware.

### Legend:

|                   |                  |                                            |
|-------------------|------------------|--------------------------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared    x = Bit is unknown |

# PIC18F2221/2321/4221/4321 FAMILY

**TABLE 19-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION**

| Name    | Bit 7                                         | Bit 6     | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Reset Values on page |
|---------|-----------------------------------------------|-----------|--------|--------|--------|--------|--------|--------|----------------------|
| INTCON  | GIE/GIEH                                      | PEIE/GIEL | TMR0IE | INT0IE | RBIE   | TMR0IF | INT0IF | RBIF   | 55                   |
| PIR1    | PSPIF <sup>(1)</sup>                          | ADIF      | RCIF   | TXIF   | SSPIF  | CCP1IF | TMR2IF | TMR1IF | 58                   |
| PIE1    | PSPIE <sup>(1)</sup>                          | ADIE      | RCIE   | TXIE   | SSPIE  | CCP1IE | TMR2IE | TMR1IE | 58                   |
| IPR1    | PSPIP <sup>(1)</sup>                          | ADIP      | RCIP   | TXIP   | SSPIP  | CCP1IP | TMR2IP | TMR1IP | 58                   |
| RCSTA   | SPEN                                          | RX9       | SREN   | CREN   | ADDEN  | FERR   | OERR   | RX9D   | 57                   |
| TXREG   | EUSART Transmit Register                      |           |        |        |        |        |        |        | 57                   |
| TXSTA   | CSRC                                          | TX9       | TXEN   | SYNC   | SENDER | BRGH   | TRMT   | TX9D   | 57                   |
| BAUDCON | ABDOVF                                        | RCIDL     | RXDTP  | TXCKP  | BRG16  | —      | WUE    | ABDEN  | 57                   |
| SPBRGH  | EUSART Baud Rate Generator Register High Byte |           |        |        |        |        |        |        | 57                   |
| SPBRG   | EUSART Baud Rate Generator Register Low Byte  |           |        |        |        |        |        |        | 57                   |

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

**Note 1:** These bits are unimplemented on 28-pin devices and read as '0'.

# PIC18F2221/2321/4221/4321 FAMILY

## REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R/C-1 | R/C-1 |
|-------|-----|-----|-----|-----|-----|-------|-------|
| —     | —   | —   | —   | —   | —   | CP1   | CP0   |
| bit 7 |     |     |     |     |     | bit 0 |       |

bit 7-2 **Unimplemented:** Read as '0'

bit 1 **CP1:** Code Protection bit

1 = Block 1 not code-protected<sup>(1)</sup>

0 = Block 1 code-protected<sup>(1)</sup>

bit 0 **CP0:** Code Protection bit

1 = Block 0 not code-protected<sup>(1)</sup>

0 = Block 0 code-protected<sup>(1)</sup>

**Note 1:** See Figure 24-5 for variable block boundaries.

### Legend:

R = Readable bit

C = Clearable bit

U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

## REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

| R/C-1 | R/C-1 | U-0 | U-0 | U-0 | U-0 | U-0   | U-0 |
|-------|-------|-----|-----|-----|-----|-------|-----|
| CPD   | CPB   | —   | —   | —   | —   | —     | —   |
| bit 7 |       |     |     |     |     | bit 0 |     |

bit 7 **CPD:** Data EEPROM Code Protection bit

1 = Data EEPROM not code-protected

0 = Data EEPROM code-protected

bit 6 **CPB:** Boot Block Code Protection bit

1 = Boot block not code-protected<sup>(1)</sup>

0 = Boot block code-protected<sup>(1)</sup>

bit 5-0 **Unimplemented:** Read as '0'

**Note 1:** See Figure 24-5 for variable block boundaries.

### Legend:

R = Readable bit

C = Clearable bit

U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

# PIC18F2221/2321/4221/4321 FAMILY

## BCF Bit Clear f

|                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                   |              |                    |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|--------------|--------------------|
| Syntax:           | BCF f, b {,a}                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                   |              |                    |
| Operands:         | $0 \leq f \leq 255$<br>$0 \leq b \leq 7$<br>$a \in [0,1]$                                                                                                                                                                                                                                                                                                                                                                                                              |                   |              |                    |
| Operation:        | $0 \rightarrow f \leftarrow b$                                                                                                                                                                                                                                                                                                                                                                                                                                         |                   |              |                    |
| Status Affected:  | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                   |              |                    |
| Encoding:         | 1001                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | bbba              | ffff         | ffff               |
| Description:      | <p>Bit 'b' in register 'f' is cleared.</p> <p>If 'a' is '0', the Access Bank is selected.</p> <p>If 'a' is '1', the BSR is used to select the GPR bank (default).</p> <p>If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever <math>f \leq 95</math> (5Fh). See <b>Section 25.2.3 “Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode”</b> for details.</p> |                   |              |                    |
| Words:            | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                   |              |                    |
| Cycles:           | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                   |              |                    |
| Q Cycle Activity: |                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                   |              |                    |
|                   | Q1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Q2                | Q3           | Q4                 |
|                   | Decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Read register 'f' | Process Data | Write register 'f' |

**Example:** BCF FLAG\_REG, 7, 0

Before Instruction  
 FLAG\_REG = C7h  
 After Instruction  
 FLAG\_REG = 47h

## BN Branch if Negative

|                   |                                                                                                                                                                                                                                                                             |                  |              |              |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------|--------------|
| Syntax:           | BN    n                                                                                                                                                                                                                                                                     |                  |              |              |
| Operands:         | $-128 \leq n \leq 127$                                                                                                                                                                                                                                                      |                  |              |              |
| Operation:        | If Negative bit is '1',<br>$(PC) + 2 + 2n \rightarrow PC$                                                                                                                                                                                                                   |                  |              |              |
| Status Affected:  | None                                                                                                                                                                                                                                                                        |                  |              |              |
| Encoding:         | 1110                                                                                                                                                                                                                                                                        | 0110             | nnnn         | nnnn         |
| Description:      | If the Negative bit is '1', then the program will branch.<br>The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC + 2 + 2n$ . This instruction is then a two-cycle instruction. |                  |              |              |
| Words:            | 1                                                                                                                                                                                                                                                                           |                  |              |              |
| Cycles:           | 1(2)                                                                                                                                                                                                                                                                        |                  |              |              |
| Q Cycle Activity: | If Jump:                                                                                                                                                                                                                                                                    |                  |              |              |
|                   | Q1                                                                                                                                                                                                                                                                          | Q2               | Q3           | Q4           |
|                   | Decode                                                                                                                                                                                                                                                                      | Read literal 'n' | Process Data | Write to PC  |
|                   | No operation                                                                                                                                                                                                                                                                | No operation     | No operation | No operation |
| If No Jump:       |                                                                                                                                                                                                                                                                             |                  |              |              |
|                   | Q1                                                                                                                                                                                                                                                                          | Q2               | Q3           | Q4           |
|                   | Decode                                                                                                                                                                                                                                                                      | Read literal 'n' | Process Data | No operation |

**Example:** HERE BN Jump

Before Instruction  
 PC = address (HERE)  
 After Instruction  
 If Negative = 1;  
 PC = address (Jump)  
 If Negative = 0;  
 PC = address (HERE + 2)

# PIC18F2221/2321/4221/4321 FAMILY

| INCFSZ           | Increment f, Skip if 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |      |      |      |      |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| Syntax:          | INCFSZ f {,d {,a}}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |      |      |      |      |
| Operands:        | $0 \leq f \leq 255$<br>$d \in [0, 1]$<br>$a \in [0, 1]$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |      |      |      |      |
| Operation:       | $(f) + 1 \rightarrow \text{dest}$ ,<br>skip if result = 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |      |      |      |      |
| Status Affected: | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |      |      |      |      |
| Encoding:        | <table><tr><td>0011</td><td>11da</td><td>ffff</td><td>ffff</td></tr></table>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 0011 | 11da | ffff | ffff |
| 0011             | 11da                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | ffff | ffff |      |      |
| Description:     | <p>The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction.</p> <p>If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).</p> <p>If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever <math>f \leq 95</math> (5Fh). See <b>Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode"</b> for details.</p> |      |      |      |      |
| Words:           | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |      |      |      |      |
| Cycles:          | 1(2)<br><b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |      |      |      |      |

Q Cycle Activity:

| Q1     | Q2                | Q3           | Q4                   |
|--------|-------------------|--------------|----------------------|
| Decode | Read register 'f' | Process Data | Write to destination |

If skip:

| Q1           | Q2           | Q3           | Q4           |
|--------------|--------------|--------------|--------------|
| No operation | No operation | No operation | No operation |

If skip and followed by 2-word instruction:

| Q1           | Q2           | Q3           | Q4           |
|--------------|--------------|--------------|--------------|
| No operation | No operation | No operation | No operation |
| No operation | No operation | No operation | No operation |

**Example:**

```

HERE    INCFSZ    CNT, 1, 0
NZERO   :
ZERO    :
```

Before Instruction

PC = Address (HERE)

After Instruction

```

CNT = CNT + 1
If CNT = 0;
PC = Address (ZERO)
If CNT ≠ 0;
PC = Address (NZERO)
```

| INFSNZ           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Increment f, Skip if Not 0 |      |  |  |      |      |      |      |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|------|--|--|------|------|------|------|
| Syntax:          | INFSNZ f {,d {,a}}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                            |      |  |  |      |      |      |      |
| Operands:        | $0 \leq f \leq 255$<br>$d \in [0, 1]$<br>$a \in [0, 1]$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                            |      |  |  |      |      |      |      |
| Operation:       | $(f) + 1 \rightarrow \text{dest}$ ,<br>skip if result $\neq 0$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                            |      |  |  |      |      |      |      |
| Status Affected: | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                            |      |  |  |      |      |      |      |
| Encoding:        | <table><tr><td>0100</td><td>10da</td><td>ffff</td><td>ffff</td></tr></table>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                            |      |  |  | 0100 | 10da | ffff | ffff |
| 0100             | 10da                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | ffff                       | ffff |  |  |      |      |      |      |
| Description:     | <p>The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction.</p> <p>If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).</p> <p>If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever <math>f \leq 95</math> (5Fh). See <b>Section 25.2.3 “Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode”</b> for details.</p> |                            |      |  |  |      |      |      |      |
| Words:           | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                            |      |  |  |      |      |      |      |
| Cycles:          | 1(2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                            |      |  |  |      |      |      |      |
|                  | <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                            |      |  |  |      |      |      |      |

Q Cycle Activity:

| Q1     | Q2                | Q3           | Q4                   |
|--------|-------------------|--------------|----------------------|
| Decode | Read register 'f' | Process Data | Write to destination |

If skip:

| Q1           | Q2           | Q3           | Q4           |
|--------------|--------------|--------------|--------------|
| No operation | No operation | No operation | No operation |

If skip and followed by 2-word instruction:

| Q1           | Q2           | Q3           | Q4           |
|--------------|--------------|--------------|--------------|
| No operation | No operation | No operation | No operation |
| No operation | No operation | No operation | No operation |

**Example:**

```

HERE    INFSNZ    REG, 1, 0
ZERO    :
NZERO   :
```

Before Instruction

PC = Address (HERE)

After Instruction

```

REG = REG + 1
If REG ≠ 0;
PC = Address (NZERO)
If REG = 0;
PC = Address (ZERO)
```

# PIC18F2221/2321/4221/4321 FAMILY

## SUBWFB Subtract W from f with Borrow

**Syntax:** SUBWFB f {,d {,a}}

**Operands:**  $0 \leq f \leq 255$   
 $d \in [0, 1]$   
 $a \in [0, 1]$

**Operation:**  $(f) - (W) - (\overline{C}) \rightarrow \text{dest}$

**Status Affected:** N, OV, C, DC, Z

**Encoding:**

|      |      |      |      |
|------|------|------|------|
| 0101 | 10da | ffff | ffff |
|------|------|------|------|

**Description:** Subtract W and the Carry flag (borrow) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \leq 95$  (5Fh). See **Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode"** for details.

**Words:** 1

**Cycles:** 1

**Q Cycle Activity:**

| Q1     | Q2                | Q3           | Q4                   |
|--------|-------------------|--------------|----------------------|
| Decode | Read register 'f' | Process Data | Write to destination |

**Example 1:** SUBWFB REG, 1, 0

**Before Instruction**

|     |   |     |             |
|-----|---|-----|-------------|
| REG | = | 19h | (0001 1001) |
| W   | = | 0Dh | (0000 1101) |
| C   | = | 1   |             |

**After Instruction**

|     |   |     |                      |
|-----|---|-----|----------------------|
| REG | = | 0Ch | (0000 1011)          |
| W   | = | 0Dh | (0000 1101)          |
| C   | = | 1   |                      |
| Z   | = | 0   |                      |
| N   | = | 0   | ; result is positive |

**Example 2:** SUBWFB REG, 0, 0

**Before Instruction**

|     |   |     |             |
|-----|---|-----|-------------|
| REG | = | 1Bh | (0001 1011) |
| W   | = | 1Ah | (0001 1010) |
| C   | = | 0   |             |

**After Instruction**

|     |   |     |                  |
|-----|---|-----|------------------|
| REG | = | 1Bh | (0001 1011)      |
| W   | = | 00h |                  |
| C   | = | 1   |                  |
| Z   | = | 1   | ; result is zero |
| N   | = | 0   |                  |

**Example 3:** SUBWFB REG, 1, 0

**Before Instruction**

|     |   |     |             |
|-----|---|-----|-------------|
| REG | = | 03h | (0000 0011) |
| W   | = | 0Eh | (0000 1101) |
| C   | = | 1   |             |

**After Instruction**

|     |   |     |                             |
|-----|---|-----|-----------------------------|
| REG | = | F5h | (1111 0100)<br>; [2's comp] |
| W   | = | 0Eh | (0000 1101)                 |
| C   | = | 0   |                             |
| Z   | = | 0   |                             |
| N   | = | 1   | ; result is negative        |

## SWAPF Swap f

**Syntax:** SWAPF f {,d {,a}}

**Operands:**  $0 \leq f \leq 255$   
 $d \in [0, 1]$   
 $a \in [0, 1]$

**Operation:**  $(f<3:0>) \rightarrow \text{dest}<7:4>$ ,  
 $(f<7:4>) \rightarrow \text{dest}<3:0>$

**Status Affected:** None

**Encoding:**

|      |      |      |      |
|------|------|------|------|
| 0011 | 10da | ffff | ffff |
|------|------|------|------|

**Description:** The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \leq 95$  (5Fh). See **Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode"** for details.

**Words:** 1

**Cycles:** 1

**Q Cycle Activity:**

| Q1     | Q2                | Q3           | Q4                   |
|--------|-------------------|--------------|----------------------|
| Decode | Read register 'f' | Process Data | Write to destination |

**Example:** SWAPF REG, 1, 0

**Before Instruction**

|     |   |     |
|-----|---|-----|
| REG | = | 53h |
|-----|---|-----|

**After Instruction**

|     |   |     |
|-----|---|-----|
| REG | = | 35h |
|-----|---|-----|

# PIC18F2221/2321/4221/4321 FAMILY

---

## 26.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM™ Assembler
  - MPLINK™ Object Linker/  
MPLIB™ Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICKit™ 3 Debug Express
- Device Programmers
  - PICKit™ 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

## 26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## APPENDIX A: REVISION HISTORY

### Revision A (July 2005)

Original data sheet for PIC18F2221/2321/4221/4321 devices.

### Revision B (August 2006)

Updated **Section 26.0** “Electrical Characteristic”.

### Revision C (October 2006)

This revision includes updates to the packaging diagrams.

### Revision D (January 2007)

This revision includes updates to the packaging diagrams.

### Revision E (February 2007)

This revision includes updates to the packaging diagrams.

### Revision F (September 2009)

This revision includes a new chapter, **Section 2.0** “Guidelines for Getting Started with PIC18F Microcontrollers”. There are also updates to **Section 27.0** “Electrical Characteristics”, **Section 28.0** “Packaging Information” and minor text edits throughout document.

# PIC18F2221/2321/4221/4321 FAMILY

## APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

**TABLE B-1: DEVICE DIFFERENCES**

| Features                             | PIC18F2221                                               | PIC18F2321                                               | PIC18F4221                               | PIC18F4321                               |
|--------------------------------------|----------------------------------------------------------|----------------------------------------------------------|------------------------------------------|------------------------------------------|
| Program Memory (Bytes)               | 4096                                                     | 8192                                                     | 4096                                     | 8192                                     |
| Program Memory (Instructions)        | 2048                                                     | 4096                                                     | 2048                                     | 4096                                     |
| Interrupt Sources                    | 19                                                       | 19                                                       | 20                                       | 20                                       |
| I/O Ports                            | Ports A, B, C, (E)                                       | Ports A, B, C, (E)                                       | Ports A, B, C, D, E                      | Ports A, B, C, D, E                      |
| Capture/Compare/PWM Modules          | 2                                                        | 2                                                        | 1                                        | 1                                        |
| Enhanced Capture/Compare/PWM Modules | 0                                                        | 0                                                        | 1                                        | 1                                        |
| Parallel Communications (PSP)        | No                                                       | No                                                       | Yes                                      | Yes                                      |
| 10-Bit Analog-to-Digital Module      | 10 input channels                                        | 10 input channels                                        | 13 input channels                        | 13 input channels                        |
| Packages                             | 28-pin SPDIP<br>28-pin SOIC<br>28-pin SSOP<br>28-pin QFN | 28-pin SPDIP<br>28-pin SOIC<br>28-pin SSOP<br>28-pin QFN | 40-pin PDIP<br>44-pin TQFP<br>44-pin QFN | 40-pin PDIP<br>44-pin TQFP<br>44-pin QFN |

# PIC18F2221/2321/4221/4321 FAMILY

|                                          |        |                                                  |     |
|------------------------------------------|--------|--------------------------------------------------|-----|
| RA2/AN2/VREF-/CVREF .....                | 15, 19 | PORTE                                            |     |
| RA3/AN3/VREF+ .....                      | 15, 19 | Associated Registers .....                       | 125 |
| RA4/T0CKI/C1OUT .....                    | 15, 19 | LATE Register .....                              | 123 |
| RA5/AN4/SS/HLVDIN/C2OUT .....            | 15, 19 | PORTE Register .....                             | 123 |
| RB0/INT0/FLT0/AN12 .....                 | 16, 20 | PSP Mode Select (PSPMODE Bit) .....              | 120 |
| RB1/INT1/AN10 .....                      | 16, 20 | TRISE Register .....                             | 123 |
| RB2/INT2/AN8 .....                       | 16, 20 | Power-Managed Modes .....                        | 39  |
| RB3/AN9/CCP2 .....                       | 16, 20 | and A/D Operation .....                          | 240 |
| RB4/KBI0/AN11 .....                      | 16, 20 | and EUSART Operation .....                       | 215 |
| RB5/KBI1/PGM .....                       | 16, 20 | and PWM Operation .....                          | 165 |
| RB6/KBI2/PGC .....                       | 16, 20 | and SPI Operation .....                          | 175 |
| RB7/KBI3/PGD .....                       | 16, 20 | Clock Sources .....                              | 39  |
| RC0/T1OSO/T13CKI .....                   | 17, 21 | Clock Transitions and Status Indicators .....    | 40  |
| RC1/T1OSI/CCP2 .....                     | 17, 21 | Effects on Clock Sources .....                   | 38  |
| RC2/CCP1 .....                           | 17     | Entering .....                                   | 39  |
| RC2/CCP1/P1A .....                       | 21     | Exiting Idle and Sleep Modes .....               | 45  |
| RC3/SCK/SCL .....                        | 17, 21 | By Interrupt .....                               | 45  |
| RC4/SDI/SDA .....                        | 17, 21 | By Reset .....                                   | 45  |
| RC5/SDO .....                            | 17, 21 | By WDT Time-out .....                            | 45  |
| RC6/TX/CK .....                          | 17, 21 | Without an Oscillator Start-up Delay .....       | 46  |
| RC7/RX/DT .....                          | 17, 21 | Idle Modes .....                                 | 43  |
| RD0/PSP0 .....                           | 22     | PRI_IDLE .....                                   | 44  |
| RD1/PSP1 .....                           | 22     | RC_IDLE .....                                    | 45  |
| RD2/PSP2 .....                           | 22     | SEC_IDLE .....                                   | 44  |
| RD3/PSP3 .....                           | 22     | Multiple Sleep Commands .....                    | 40  |
| RD4/PSP4 .....                           | 22     | Run Modes .....                                  | 40  |
| RD5/PSP5/P1B .....                       | 22     | PRI_RUN .....                                    | 40  |
| RD6/PSP6/P1C .....                       | 22     | RC_RUN .....                                     | 41  |
| RD7/PSP7/P1D .....                       | 22     | SEC_RUN .....                                    | 40  |
| RE0/RD/AN5 .....                         | 23     | Sleep Mode .....                                 | 43  |
| RE1/WR/AN6 .....                         | 23     | Summary (table) .....                            | 39  |
| RE2/CS/AN7 .....                         | 23     | Power-on Reset (POR) .....                       | 49  |
| VDD .....                                | 17, 23 | Power-up Timer (PWRT) .....                      | 51  |
| Vss .....                                | 17, 23 | Time-out Sequence .....                          | 51  |
| Pinout I/O Descriptions                  |        | Power-up Delays .....                            | 38  |
| PIC18F2221/2321 .....                    | 14     | Power-up Timer (PWRT) .....                      | 38  |
| PIC18F4221/4321 .....                    | 18     | Prescaler                                        |     |
| PIR Registers .....                      | 102    | Timer2 .....                                     | 156 |
| PLL Frequency Multiplier .....           | 31     | Prescaler, Timer0 .....                          | 131 |
| HSPLL Oscillator Mode .....              | 31     | Prescaler, Timer2 .....                          | 151 |
| Use with INTOSC .....                    | 31     | PRI_IDLE Mode .....                              | 44  |
| POP .....                                | 308    | PRI_RUN Mode .....                               | 40  |
| POR. See Power-on Reset.                 |        | Program Counter .....                            | 60  |
| PORTA                                    |        | PCL, PCH and PCU Registers .....                 | 60  |
| Associated Registers .....               | 113    | PCLATH and PCLATU Registers .....                | 60  |
| LATA Register .....                      | 111    | Program Memory                                   |     |
| PORTA Register .....                     | 111    | and Extended Instruction Set .....               | 77  |
| TRISA Register .....                     | 111    | Instructions .....                               | 64  |
| PORTB                                    |        | Two-Word .....                                   | 64  |
| Associated Registers .....               | 116    | Interrupt Vector .....                           | 59  |
| LATB Register .....                      | 114    | Look-up Tables .....                             | 62  |
| PORTB Register .....                     | 114    | Map and Stack (diagram) .....                    | 59  |
| TRISB Register .....                     | 114    | Reset Vector .....                               | 59  |
| PORTC                                    |        | Program Verification .....                       | 274 |
| Associated Registers .....               | 119    | Programming, Device Instructions .....           | 279 |
| LATC Register .....                      | 117    | PSP. See Parallel Slave Port.                    |     |
| PORTC Register .....                     | 117    | Pulse-Width Modulation. See PWM (CCP Module) and |     |
| RC3/SCK/SCL Pin .....                    | 183    | PWM (ECCP Module).                               |     |
| TRISC Register .....                     | 117    | PUSH .....                                       | 308 |
| PORTD                                    |        | PUSH and POP Instructions .....                  | 61  |
| Associated Registers .....               | 122    | PUSHL .....                                      | 324 |
| LATD Register .....                      | 120    | PWM (CCP Module)                                 |     |
| Parallel Slave Port (PSP) Function ..... | 120    | Associated Registers .....                       | 152 |
| PORTD Register .....                     | 120    | Auto-Shutdown (CCP1 Only) .....                  | 151 |
| TRISD Register .....                     | 120    | Duty Cycle .....                                 | 150 |