



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2221-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Nu	ımber							
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description				
					PORTC is a bidirectional I/O port.				
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input.				
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM2 output.				
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.				
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST I ² C	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.				
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.				
RC5/SDO RC5 SDO	16	13	I/O O	ST —	Digital I/O. SPI data out.				
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).				
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).				
RE3			_	_	See MCLR/VPP/RE3 pin.				
Vss	8, 19	5, 16	Р	—	Ground reference for logic and I/O pins.				
Vdd	20	17	Р	—	Positive supply for logic and I/O pins.				
Legend: TTL = TTL co ST = Schmi I^2C = ST wit	Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels $I^{2}C = ST$ with $I^{2}C^{TM}$ or SMB levels Q = Output								

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

Dischlasse	Pi	n Numl	ber	Pin Buff	Buffer	Description				
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description				
						PORTC is a bidirectional I/O port.				
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input.				
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM2 output.				
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced CCP1 output.				
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for				
SCL				I/O	I ² C	Synchronous serial clock input/output for I ² C [™] mode.				
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.				
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.				
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).				
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).				
Legend: TTL = TTL c ST = Schm I ² C = ST wi	Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input P = Power I^2C = ST with I^2C^{TM} or SMB levels O = Output									

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

3.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 3-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<3:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCS<1:0> bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF<2:0>) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "**Power-Managed Modes**".

Note 1:	The Timer1 oscillator must be enabled to										
	select the secondary clock source. The										
	Timer1 oscillator is enabled by setting the										
	T1OSCEN bit in the Timer1 Control regis-										
	ter (T1CON<3>). If the Timer1 oscillator										
	is not enabled, then any attempt to select										
	a secondary clock source will be ignored.										
2:	It is recommended that the Timer1										

2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

3.7.2 OSCILLATOR TRANSITIONS

The PIC18F2221/2321/4221/4321 family of devices contains circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

Register	Applicable Devices			es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2221	2321	4221	4321	0 0000	0 0000	0 uuuu (3)	
TOSH	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu ⁽³⁾	
TOSL	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu (3)	
STKPTR	2221	2321	4221	4321	00-0 0000	uu-0 0000	uu-u uuuu ⁽³⁾	
PCLATU	2221	2321	4221	4321	00 0000	00 0000	uu uuuu	
PCLATH	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս	
PCL	2221	2321	4221	4321	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	2221	2321	4221	4321	00 0000	00 0000	uu uuuu	
TBLPTRH	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս	
TBLPTRL	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս	
TABLAT	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս	
PRODH	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս	
PRODL	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	սսսս սսսս	
INTCON	2221	2321	4221	4321	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾	
INTCON2	2221	2321	4221	4321	1111 -1-1	1111 -1-1	uuuu -u-u (1)	
INTCON3	2221	2321	4221	4321	11-0 0-00	11-0 0-00	uu-u u-uu (1)	
INDF0	2221	2321	4221	4321	N/A	N/A	N/A	
POSTINC0	2221	2321	4221	4321	N/A	N/A	N/A	
POSTDEC0	2221	2321	4221	4321	N/A	N/A	N/A	
PREINC0	2221	2321	4221	4321	N/A	N/A	N/A	
PLUSW0	2221	2321	4221	4321	N/A	N/A	N/A	
FSR0H	2221	2321	4221	4321	0000	0000	uuuu	
FSR0L	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	սսսս սսսս	
WREG	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	սսսս սսսս	
INDF1	2221	2321	4221	4321	N/A	N/A	N/A	
POSTINC1	2221	2321	4221	4321	N/A	N/A	N/A	
POSTDEC1	2221	2321	4221	4321	N/A	N/A	N/A	
PREINC1	2221	2321	4221	4321	N/A	N/A	N/A	
PLUSW1	2221	2321	4221	4321	N/A	N/A	N/A	

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register	Applicable Devices			es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
ADRESH	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
ADRESL	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON0	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
ADCON1	2221	2321	4221	4321	00 0qqq	00 0qqq	uu uuuu
ADCON2	2221	2321	4221	4321	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCPR1L	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCP1CON	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
CCPR2H	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	นนนน นนนน
CCPR2L	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCP2CON	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
BAUDCON	2221	2321	4221	4321	0100 0-00	0100 0-00	uu uuuu
ECCP1DEL	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
ECCP1AS	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
	2221	2321	4221	4321	0000 00	0000 00	uuuu uu
CVRCON	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
CMCON	2221	2321	4221	4321	0000 0111	0000 0111	uuuu uuuu
TMR3H	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR3L	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	uuuu uuuu
T3CON	2221	2321	4221	4321	0000 0000	սսսս սսսս	uuuu uuuu
SPBRGH	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
SPBRG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
RCREG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TXREG	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
TXSTA	2221	2321	4221	4321	0000 0010	0000 0010	սսսս սսսս
RCSTA	2221	2321	4221	4321	0000 000x	0000 000x	սսսս սսսս
EEADR	2221	2321	4221	4321	0000 0000	0000 0000	นนนน นนนน
EEDATA	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
EECON2	2221	2321	4221	4321	0000 0000	0000 0000	0000 0000
EECON1	2221	2321	4221	4321	xx-0 x000	uu-0 u000	uu-0 u000

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in Section 7.0 "Flash Program Memory". Data EEPROM is discussed separately in Section 8.0 "Data EEPROM Memory".

6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2221 and PIC18F4221 each have 4 Kbytes of Flash memory and can store up to 2048 single-word instructions. The PIC18F2321 and PIC18F4321 each have 8 Kbytes of Flash memory and can store up to 4096 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18F2221/4221 and PIC18F2321/4321 devices are shown in Figure 6-1.



FIGURE 6-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2221/2321/4221/4321 FAMILY

6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see **Section 6.1.1 "Program Counter"**).

Figure 6-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 6-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 24.0 "Instruction Set Summary" provides further details of the instruction set.

						Word Address
				LSB = 1	LSB = 0	\downarrow
	Program N	1emory			000000h	
	Byte Locat	ions \rightarrow				000002h
			-			000004h
						000006h
Instruction 1:	MOVLW	055h	-	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	-	EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 4	456h	C1h	23h	00000Eh
			-	F4h	56h	000010h
						000012h
			-			000014h

FIGURE 6-4: INSTRUCTIONS IN PROGRAM MEMORY

6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

Note:	See Section 6.6 "PIC18 Instruction
	Execution and the Extended Instruc-
	tion Set" for information on two-word
	instructions in the extended instruction set.

EXAMPLE 6-4:	TWO-WORD	INSTRUCTIONS

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word
1111 0100 0101 0110	; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word
1111 0100 0101 0110	; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3 ; continue code

		0.0011			1
Pin	Function	TRIS Setting	I/O	l/O Type	Description
RD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
		1	I	ST	PORTD<0> data input.
	PSP0	х	0	DIG	PSP read data output (LATD<0>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD1/PSP1	RD1	0	0	DIG	LATD<1> data output.
		1		ST	PORTD<1> data input.
	PSP1	х	0	DIG	PSP read data output (LATD<1>); takes priority over port data.
		х	Ι	TTL	PSP write data input.
RD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
		1	Ι	ST	PORTD<2> data input.
	PSP2	х	0	DIG	PSP read data output (LATD<2>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	I	ST	PORTD<3> data input.
	PSP3	х	0	DIG	PSP read data output (LATD<3>); takes priority over port data.
		х	Ι	TTL	PSP write data input.
RD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	I	ST	PORTD<4> data input.
	PSP4	х	0	DIG	PSP read data output (LATD<4>); takes priority over port data.
		x	I	TTL	PSP write data input.
RD5/PSP5/P1B	RD5	0	0	DIG	LATD<5> data output.
		1	I	ST	PORTD<5> data input.
	PSP5	х	0	DIG	PSP read data output (LATD<5>); takes priority over port data.
		х	I	TTL	PSP write data input.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD6/PSP6/P1C	RD6	0	0	DIG	LATD<6> data output.
		1	I	ST	PORTD<6> data input.
	PSP6	х	0	DIG	PSP read data output (LATD<6>); takes priority over port data.
		х	I	TTL	PSP write data input.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD7/PSP7/P1D	RD7	0	0	DIG	LATD<7> data output.
		1	I	ST	PORTD<7> data input.
	PSP7	x	0	DIG	PSP read data output (LATD<7>); takes priority over port data.
		х	Ι	TTL	PSP write data input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, Channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 11-7: PORTD I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 18.0 "Master Synchronous Serial Port (MSSP) Module".



FIGURE 14-1: TIMER2 BLOCK DIAGRAM

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55		
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58		
TMR2	Timer2 Register										
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	56		
PR2	Timer2 Per	iod Register							56		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

REGISTER 19-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x		
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
bit 7							bit 0		
SPEN: Ser	SPEN: Serial Port Enable bit								
1 = Serial p 0 = Serial p	oort enabled	(configures I (held in Re	RX/DT and set)	TX/CK pins	as serial po	rt pins)			
RX9: 9-bit	≀X9 : 9-bit Receive Enable bit								
1 = Selects 0 = Selects	9-bit recept 8 8-bit recept	tion tion							
SREN: Sin	gle Receive	Enable bit							
Asynchrone Don't care.	ous mode:								
Synchrono 1 = Enable 0 = Disable	<u>us mode – N</u> s single rece es single rec	<u>Aaster:</u> eive eive							
This bit is cleared after reception is complete. <u>Synchronous mode – Slave:</u>									
	ntinuous Po	coivo Enable	a hit						
Asynchronous mode:									
1 = Enables receiver									
Synchronous mode:									
 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive 									
ADDEN: A	ddress Dete	ct Enable bi	t						
Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit									
Asynchronous mode 9-bit (RX9 = 0): Don't care.									
FERR: Framing Error bit									
1 = Framin 0 = No fran	g error (can ning error	be updated	by reading	RCREG regi	ster and rec	eiving next	valid byte)		
OERR: OV	errun Error b	pit							
1 = Overru 0 = No over	n error (can	be cleared b	by clearing b	oit CREN)					
RX9D: 9th bit of Received Data									
This can be address/data bit or a parity bit and must be calculated by user firmware.									
Logondy]		
R = Poodo	hla hit	۱۸/ – ۱۸	/ritable bit	II – Unim	nlemented	hit read as	'O'		
-n = Value	at POR	1' = R	it is set	'0' = Bit i	s cleared	x = Bit is i	Inknown		
	RCSTA: R R/W-0 SPEN bit 7 SPEN: Ser 1 = Serial p 0 = Serial p 0 = Serial p RX9: 9-bit 1 = Selects SREN: Sin Asynchromo 1 = Enable 0 = Disable This bit is of Synchrono 1 = Enable 0 = Disable This bit is of Synchrono 1 = Enable 0 = Disable Synchrono 1 = Enable 0 = No frar OERR: Ov 1 = Overru 0 = No over RX9D: 9th This can be Synchrono Synchrono Synchrono 1 = Enable Synchrono 1 = Enable Synchrono 1 = Enable 1 = Ser Synchrono 1 = Enable 1 = Ser Synchrono 1 = Enable 1 = Ser Synchrono 1 = Ser Synchrono 1 = Enable 1 = Ser Synchrono 1 = Ser Synchro	RCSTA: RECEIVE S R/W-0 R/W-0 SPEN RX9 bit 7 SPEN: Serial Port Enall 1 = Serial port enabled 0 = Serial port disabled RX9: 9-bit Receive Enall 1 = Selects 9-bit recept 0 = Selects 8-bit recept SREN: Single Receive Asynchronous mode: Don't care. Synchronous mode – M 1 = Enables single rece 0 = Disables single rece 1 = Enables single rece 0 = Disables single rece 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous 0 = Disables continuous 0 = Disables continuous ADDEN: Address Dete Asynchronous mode 9- 1 = Enables address of is set 0 = Disables address of 1 = Framing error (can 0 = No framing error 1 = Overrun error 1 =	RCSTA: RECEIVE STATUS AN R/W-0 R/W-0 SPEN RX9 SREN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures) 0 = Serial port disabled (held in Re RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is Synchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous receive un 0 = Disables continuous receive ADDEN: Address Detect Enable bi Asynchronous mode 9-bit (RX9 = 1) 1 = Enables address detection, all Asynchronous mode 9-bit (RX9 = 2) Don't care. FERR: Framing Error bit 1 = Framing error (can be updated 0 = No framing error OERR: Overrun Error bit	RCSTA: RECEIVE STATUS AND CONTR R/W-0 R/W-0 R/W-0 SPEN RX9 SREN CREN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode: 1 = Enables single receive Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 1 = Enables continuous receive until enable bit Asynchronous mode: 1 = Enables continuous receive ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables intermis set 0 = Disables address detection, enables intermis set </td <td>RCSTA: RECEIVE STATUS AND CONTROL REGIS RW-0 R/W-0 R/W-0 R/W-0 SPEN RX9 SREN CREN ADDEN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode - Slave: Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared after receive the able bit Asynchronous mode: 1 = Enables receiver 3 = Disables receiver Synchronous mode: 1 = Enables address detection, enables interrupt and load is set 0 = Disables address detection, enabl</td> <td>RCSTA: RECEIVE STATUS AND CONTROL REGISTER RW-0 RW-0 RW-0 RW-0 R-0 SPEN RX9 SREN CREN ADDEN FERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception SEEN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive On't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREI o = Disables continuous receive until enable bit CREN is cleared (CREI o = Disables address detection, enables interrupt and loads the receive is set On t care. FERR: Framing Error bit 1 = Enables address detection, all bytes are received and ninth bit car Addr</td> <td>RCSTA: RECEIVE STATUS AND CONTROL REGISTERR/W-0R/W-0R/W-0R/W-0R-0R-0SPENRX9SRENCRENADDENFERROERRbit 7SPEN: Serial Port Enable bit1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)0 = Serial port disabled (held in Reset)RX9: 9-bit Receive Enable bit1 = Selects 9-bit receptionSREN: Single Receive Enable bitAsynchronous mode:Don't care.Synchronous mode:Don't care.Synchronous mode:On't care.CREN: Continuous Receive Enable bitAsynchronous mode:1 = Enables single receiveThis bit is cleared after reception is complete.Synchronous mode:0 = Disables receiveContinuous Receive Enable bitAsynchronous mode:1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides0 = Disables address detection, enables interrupt and loads the receive buffer who is set0 = Disables address detection, all bytes are received and ninth bit can be used atAsynchronous mode 9-bit (RX9 = 1):1 = Enables address detection, all bytes are received and ninth bit can be used at</td>	RCSTA: RECEIVE STATUS AND CONTROL REGIS RW-0 R/W-0 R/W-0 R/W-0 SPEN RX9 SREN CREN ADDEN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode - Slave: Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared after receive the able bit Asynchronous mode: 1 = Enables receiver 3 = Disables receiver Synchronous mode: 1 = Enables address detection, enables interrupt and load is set 0 = Disables address detection, enabl	RCSTA: RECEIVE STATUS AND CONTROL REGISTER RW-0 RW-0 RW-0 RW-0 R-0 SPEN RX9 SREN CREN ADDEN FERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception SEEN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive On't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREI o = Disables continuous receive until enable bit CREN is cleared (CREI o = Disables address detection, enables interrupt and loads the receive is set On t care. FERR: Framing Error bit 1 = Enables address detection, all bytes are received and ninth bit car Addr	RCSTA: RECEIVE STATUS AND CONTROL REGISTERR/W-0R/W-0R/W-0R/W-0R-0R-0SPENRX9SRENCRENADDENFERROERRbit 7SPEN: Serial Port Enable bit1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)0 = Serial port disabled (held in Reset)RX9: 9-bit Receive Enable bit1 = Selects 9-bit receptionSREN: Single Receive Enable bitAsynchronous mode:Don't care.Synchronous mode:Don't care.Synchronous mode:On't care.CREN: Continuous Receive Enable bitAsynchronous mode:1 = Enables single receiveThis bit is cleared after reception is complete.Synchronous mode:0 = Disables receiveContinuous Receive Enable bitAsynchronous mode:1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides0 = Disables address detection, enables interrupt and loads the receive buffer who is set0 = Disables address detection, all bytes are received and ninth bit can be used atAsynchronous mode 9-bit (RX9 = 1):1 = Enables address detection, all bytes are received and ninth bit can be used at		

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	57
TXREG	EUSART Transmit Register						57		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	57
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	57
SPBRGH	EUSART Baud Rate Generator Register High Byte						57		
SPBRG	EUSART Baud Rate Generator Register Low Byte						57		

TABLE 19-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h) U-0 U-0 U-0 U-0 R/C-1 R/C-1 — — — — — CP1 CP0 bit 7 bit 0 bit 0 bit 0 D D D D

- bit 7-2 Unimplemented: Read as '0'
- bit 1 CP1: Code Protection bit
 - 1 = Block 1 not code-protected⁽¹⁾
 - 0 = Block 1 code-protected⁽¹⁾
- bit 0 **CP0:** Code Protection bit
 - 1 = Block 0 not code-protected⁽¹⁾
 - 0 = Block 0 code-protected⁽¹⁾



Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	_	—	—	—	_
bit 7							bit 0

- bit 7 CPD: Data EEPROM Code Protection bit
 - 1 = Data EEPROM not code-protected
 - 0 = Data EEPROM code-protected
- bit 6 CPB: Boot Block Code Protection bit
 - 1 = Boot block not code-protected⁽¹⁾
 - 0 = Boot block code-protected⁽¹⁾
- bit 5-0 Unimplemented: Read as '0'

Note 1: See Figure 24-5 for variable block boundaries.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

PIC18F2221/2321/4221/4321 FAMILY

BCF	Bit Clear f	BN	Branch if	Negative	
Syntax:	BCF f, b {,a}	Syntax:	BN n		
Operands:	$0 \leq f \leq 255$	Operands:	-128 ≤ n ≤ 1	27	
	$\begin{array}{l} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	Operation:	If Negative (PC) + 2 + 2	bit is '1', 2n \rightarrow PC	
Operation:	$0 \rightarrow f \le b >$	Status Affected:	None		
Status Affected:	None	Encodina:	1110	0110 nnr	n nnnn
Encoding:	1001 bbba ffff ffff	Description:	If the Negat	ive bit is '1' th	en the
Description: Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See		Words:	program wil The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in	I branch. nplement num e PC. Since the d to fetch the r the new addre n. This instruct struction.	ber '2n' is e PC will have next ess will be ion is then a
	Bit-Oriented Instructions in Indexed	Cycles:	1(2)		
Words [.]	Literal Offset Mode" for details.	Q Cycle Activity: If Jump:			
Cycles:	1	Q1	Q2	Q3	Q4
Q Cycle Activity:	'	Decode	Read literal 'n'	Process Data	Write to PC
Q1	Q2 Q3 Q4	No	No	No	No
Decode	Read Process Write	operation	operation	operation	operation
		If No Jump:			
Evample:		Q1	Q2	Q3	Q4
Defere Instrue	tion	Decode	read literal	Process Data	N0 operation
FLAG R	EG = C7h			Bala	oporation
After Instructio	EG = 47b	Example:	HERE	BN Jump	
1 LAG_K	20 - 4/11	Before Instruct PC After Instructio If Negatio PI If Negatio	tion = ade on = 1; C = ade ve = 0; C = o;	dress (HERE)	

PIC18F2221/2321/4221/4321 FAMILY

NCFSZ Increment f, Skip if 0									
Syntax:	INCFSZ f	{,d {,a}}							
Operands:	$0 \le f \le 255$ d $\in [0, 1]$ a $\in [0, 1]$								
Operation:	(f) + 1 \rightarrow de skip if result	(f) + 1 \rightarrow dest, skip if result = 0							
Status Affected:	None								
Encoding:	0011	0011 11da ffff ffff							
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Words:	1								
Cycles: Q Cycle Activity:	1(2) Note: 3 cyc by a	cles if skip and 2-word instruc	I followed ction.						
Q1	Q2 Read	Q3 Process	Q4 Write to						
Decode	register 'f'	Data	destination						
lf skip:									
Q1	Q2	Q3	Q4						
No	No	No	No						
operation	operation	operation	operation						
	0 Dy 2-word in: 02		04						
No	No	No	No						
operation	operation	operation	operation						
No	No	No	No						
operation	operation	operation	operation						
Example:	HERE I NZERO : ZERO :	INCFSZ CN	т, 1, 0						
Before Instruc PC	tion = Address	G (HERE)							
) = CNT+1	I							
If CNT PC	= 0; = Address	(ZERO)							
PC	≠ 0,= Address	(NZERO)							

INFS	INFSNZ Increment f, Skip if Not 0					ot 0	
Synta	ax:	IN	FSNZ f	{,d {,a}}			
Oper	ands:	0 : d a	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Oper	ation:	(f) sk	+ 1 \rightarrow de ip if result	est, : ≠ 0			
Statu	is Affected:	No	one				
Enco	oding:		0100	10da	fff	f ffff	
Desc	ription:	Th	e content	s of regis	ster 'f	are	
		The contents of register T are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, i discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selecte If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select th GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	le.	1		et moue	101		
Cycle		1(2)				
Note: 3 cycles if skip and followed by a 2-word instruction.					nd followed uction.		
QC	ycie Activity:		<u></u>	00		04	
	Q1		Q2	Q3		Q4	
	Decode	rec	Read hister 'f'	Proce	ss	destination	
lf sk	in [.]	105		Duit		destinution	
	Q1		Q2	Q3		Q4	
	No		No	No		No	
	operation	ор	eration	operati	on	operation	
lf sk	ip and followe	d by 2	2-word ins	struction:			
	Q1	1	Q2	Q3		Q4	
	No		No	No		No	
	operation	ор	eration	operati	on	operation	
No operation		ор	No eration	No No operation operatior		No operation	
<u>Exan</u>	nple:	HE ZE N2	IRE I IRO IERO	NFSNZ	REG	, 1, 0	
	Before Instruc PC	tion =	Address	(HERE))		
	REG If REG	= ≠	REG + 1 0;	1			
	PC If REG	=	Address	(NZERC))		
	PC	=	Äddress	(ZERO))		

PIC18F2221/2321/4221/4321 FAMILY

SUBWFB	Subtract W from f with Borrow				
Syntax:	SUBWFB	f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	5			
Operation:	(f) – (W) –	$(\overline{C}) \rightarrow dest$			
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0101	10da fff	f ffff		
	from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words [.]	1		Jetails.		
Cvcles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read	Process	Write to		
Example 1 [.]	SUBWEB	BEG 1 0	uestination		
Before Instruc	tion	100, 1, 0			
REG W C	= 19h = 0Dh = 1	(0001 100 (0000 110)1))1)		
REG W C	= 0Ch = 0Dh = 1	(0000 101 (0000 110	.1))1)		
Z	= 0 = 0	· result is po	sitive		
Example 2:	SUBWFB	REG, 0, 0			
Before Instruct REG W C	tion = 1Bh = 1Ah = 0	(0001 101 (0001 101	.1) .0)		
After Instructic REG W C	on = 1Bh = 00h = 1	(0001 101	1)		
Z N	= 1 = 0	; result is ze	ero		
Example 3:	SUBWFB	REG, 1, 0			
Before Instruct REG W C	tion = 03h = 0Eh = 1	(0000 001 (0000 110	.1))1)		
REG	= F5h	(1111 010	00)		
W C 7	= 0Eh = 0 = 0	;[2's comp] (0000 110)1)		
Ň	= 1	: result is ne	aative		

SWAPF	Swap f					
Syntax:	SWAPF f	[,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	$(f<3:0>) \rightarrow (f<7:4>) \rightarrow (f<7:4>)$	dest<7:4>, dest<3:0>				
Status Affected:	None					
Encoding:	0011	10da ffi	ff ffff			
	'f' are excha is placed in placed in re If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0' ar set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example: Before Instruc REG After Instructio REG	SWAPF R tion = 53h on = 35h	EG, 1, 0				

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

APPENDIX A: REVISION HISTORY

Revision A (July 2005)

Original data sheet for PIC18F2221/2321/4221/4321 devices.

Revision B (August 2006)

Updated Section 26.0 "Electrical Characteristic".

Revision C (October 2006)

This revision includes updates to the packaging diagrams.

Revision D (January 2007)

This revision includes updates to the packaging diagrams.

Revision E (February 2007)

This revision includes updates to the packaging diagrams.

Revision F (September 2009)

This revision includes a new chapter, Section 2.0 "Guidelines for Getting Started with PIC18F Microcontrollers". There are also updates to Section 27.0 "Electrical Characteristics", Section 28.0 "Packaging Information" and minor text edits throughout document.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F2221	PIC18F2321	PIC18F4221	PIC18F4321
Program Memory (Bytes)	4096	8192	4096	8192
Program Memory (Instructions)	2048	4096	2048	4096
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Communications (PSP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	10 input channels	10 input channels	13 input channels	13 input channels
Packages	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

RA2/AN2/VREF-/CVREF	15, 19
RA3/AN3/VREF+	15, 19
RA4/T0CKI/C1OUT	15, 19
RA5/AN4/SS/HLVDIN/C2OUT	15, 19
RB0/INT0/FLT0/AN12	16, 20
RB1/INT1/AN10	16, 20
RB2/INT2/AN8	16, 20
RB3/AN9/CCP2	16, 20
RB4/KBI0/AN11	16, 20
RB5/KBI1/PGM	16, 20
RB6/KBI2/PGC	16, 20
RB7/KBI3/PGD	16, 20
RC0/T10S0/T13CKI	17, 21
RC1/T10SI/CCP2	17. 21
RC2/CCP1	
RC2/CCP1/P1A	
RC3/SCK/SCI	17 21
RC4/SDI/SDA	17 21
RC5/SD0	17 21
RC6/TX/CK	17 21
RC7/RX/DT	17 21
	17, 21
RD2/P3P2	
RU3/P3P3	
RD4/P3P4	
RD5/PSP5/P1B	
RD0/PSP0/P1C	
RD7/PSP7/P1D	
REU/RD/AN5	
RE1/WR/AN6	
RE2/CS/AN7	
VDD	17, 23
Vss	17, 23
Pinout I/O Descriptions	
PIC18F2221/2321	14
PIC18F4221/4321	
PIR Registers	102
PLL Frequency Multiplier	31
HSPLL Oscillator Mode	31
Use with INTOSC	31
POP	308
POR. See Power-on Reset.	
PORTA	
Associated Registers	113
LATA Register	111
PORTA Register	111
TRISA Register	111
PORTB	
Associated Registers	116
LATB Register	114
PORTB Register	114
TRISB Register	114
PORTC	
Associated Registers	
LATC Register	
PORTC Register	
RC3/SCK/SCL Pin	117
	117 183
TRISC Register	117 183 117
TRISC Register	117 183 117
TRISC Register	117 183 117
TRISC Register PORTD Associated Registers	117 183 117 122 120
TRISC Register PORTD Associated Registers LATD Register	117 183 117 122 120 120
TRISC Register PORTD Associated Registers LATD Register Parallel Slave Port (PSP) Function PORTD Register	117 183 117 122 120 120
TRISC Register PORTD Associated Registers LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register	117 183 117 122 120 120 120 120 120

Associated Registers 125
LATE Register
PORTE Register 123
PSP Mode Select (PSPMODE Bit) 120
TRISE Register
Power-Managed Modes
and A/D Operation
and EUSART Operation
and PWM Operation165
and SPI Operation175
Clock Sources
Clock Transitions and Status Indicators
Effects on Clock Sources
Entering
Exiting Idle and Sleep Modes
By Interrupt 45
By Reset 45
By WDT Time-out 45
Without an Oscillator Start-up Delay 46
Idle Modes 43
PRI IDI F 44
SEC_IDLE
Nulliple Sleep Commanus
PRI_RUN
RC_RUN
SEC_RUN
Summary (table)
Power-on Reset (POR)
Power-up Timer (PWRT)
Time-out Sequence
Power-up Delays
Power-up Timer (PWRT)
Prescaler
Prescaler Timer2
Prescaler Timer2
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory 60
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64
Prescaler 156 Timer2 131 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 Program Memory 60 and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59
Prescaler 156 Timer2 131 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 1 Two-Word 64 1 Interrupt Vector 59 59 Look-up Tables 62 Map and Stack (diagram) 59
Prescaler 156 Timer2 131 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Program Verification 274
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Program Verification 274 Programming, Device Instructions 279
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Program Verification 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279
Prescaler 156 Timer2 131 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Program Verification 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 Pulse-Width Modulation. See PWM (CCP Module) and
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Program Verification 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 PUSe-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module)
Prescaler 156 Timer2 131 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Program Verification 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 PUSH 308
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Reset Vector 59 Program Verification 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 PUSH Modulation. See PWM (CCP Module) and PWM (ECCP Module).
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Reset Vector 59 Programming, Device Instructions 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 PUSH 308 PUSH 308 PUSH and POP Instructions 61
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Programming, Device Instructions 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 PUSH 308 PUSH and POP Instructions 61 PUSHL 324
Prescaler 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Reset Vector 59 Programming, Device Instructions 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 200 Pulse-Width Modulation. See PWM (CCP Module) and 274 PWM (ECCP Module). 308 PUSH 308 PUSH 308 PUSH 324 PWM (CCP Module) 452
Prescaler 156 Timer2 131 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Reset Vector 59 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 79 PUSH 308 PUSH 308 PUSH 324 PWM (CCP Module) 324 PWM (CCP Module) 324 PWM (CCP Module) 151
Prescaler 156 Prescaler, Timer2 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 PCLATH and PCLATU Registers 60 Program Memory and Extended Instruction Set 77 Instructions 64 Two-Word 64 Interrupt Vector 59 Look-up Tables 62 Map and Stack (diagram) 59 Reset Vector 59 Programming, Device Instructions 274 Programming, Device Instructions 279 PSP. See Parallel Slave Port. 279 PUSH 308 PUSH 308 PUSH and POP Instructions 61 PUSHL 324 PWM (CCP Module) 324 PWM (CCP Module) 151 Auto-Shutdown (CCP1 Only) 151 Duty Cycle 150