

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2221t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

TABLE 3-2:CAPACITOR SELECTION FOR
QUARTZ CRYSTALS

Osc Type	Crystal	Typical Capacitor Values Tested:			
	Fieq	C1	C2		
LP	32 kHz	22 pF	22 pF		
ХТ	1 MHz 4 MHz	22 pF 22 pF	22 pF 22 pF		
HS	4 MHz 10 MHz 20 MHz 25 MHz	22 pF 22 pF 22 pF 22 pF 22 pF	22 pF 22 pF 22 pF 22 pF 22 pF		

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- · AN949, "Making Your Oscillator Work"

See the notes following this table for additional information.

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - **5:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-2. When operated in this mode, parameters D033 and D043 apply.



3.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-3 shows the pin connections for the EC Oscillator mode.

FIGURE 3-3:

EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 3-4 shows the pin connections for the ECIO Oscillator mode. When operated in this mode, parameters D033A and D043A apply.



EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



Register	Aŗ	oplicabl	e Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
TOSU	2221	2321	4221	4321	0 0000	0 0000	0 uuuu (3)
TOSH	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
TOSL	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu (3)
STKPTR	2221	2321	4221	4321	00-0 0000	uu-0 0000	uu-u uuuu ⁽³⁾
PCLATU	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
PCLATH	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
PCL	2221	2321	4221	4321	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
TBLPTRH	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
TBLPTRL	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
TABLAT	2221	2321	4221	4321	0000 0000	0000 0000	սսսս սսսս
PRODH	2221	2321	4221	4321	XXXX XXXX	սսսս սսսս	սսսս սսսս
PRODL	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	սսսս սսսս
INTCON	2221	2321	4221	4321	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
INTCON2	2221	2321	4221	4321	1111 -1-1	1111 -1-1	uuuu -u-u (1)
INTCON3	2221	2321	4221	4321	11-0 0-00	11-0 0-00	uu-u u-uu (1)
INDF0	2221	2321	4221	4321	N/A	N/A	N/A
POSTINC0	2221	2321	4221	4321	N/A	N/A	N/A
POSTDEC0	2221	2321	4221	4321	N/A	N/A	N/A
PREINC0	2221	2321	4221	4321	N/A	N/A	N/A
PLUSW0	2221	2321	4221	4321	N/A	N/A	N/A
FSR0H	2221	2321	4221	4321	0000	0000	uuuu
FSR0L	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	սսսս սսսս
WREG	2221	2321	4221	4321	XXXX XXXX	uuuu uuuu	սսսս սսսս
INDF1	2221	2321	4221	4321	N/A	N/A	N/A
POSTINC1	2221	2321	4221	4321	N/A	N/A	N/A
POSTDEC1	2221	2321	4221	4321	N/A	N/A	N/A
PREINC1	2221	2321	4221	4321	N/A	N/A	N/A
PLUSW1	2221	2321	4221	4321	N/A	N/A	N/A

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

7.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 7-1. These operations on the TBLPTR only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When the timed write to program memory begins (via the WR bit), the 19 MSbs of the TBLPTR (TBLPTR<21:3>) determine which program memory block of 8 bytes is written to. The Table Pointer register's three LSBs (TBLPTR<2:0>) are ignored. For more detail, see Section 7.5 "Writing to Flash Program Memory".

When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

IADLE /-I.	TABLE FUINTER OPERATIONS WITH TELED AND TELET INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



REGISTER 8-1:	EECON1: DATA EEPROM CONTROL REGISTER 1										
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD			
	bit 7							bit 0			
bit 7	EEPGD: FI	lash Progran	n or Data El	EPROM Me	mory Select	bit					
	1 = Access 0 = Access	 1 = Access Flash program memory 0 = Access data EEPROM memory 									
bit 6	CFGS: Fla	sh Program/	Data EEPR	OM or Conf	iguration Sel	lect bit					
	1 = Access 0 = Access	s Configurations Flash progr	on registers am or data	EEPROM m	nemory						
bit 5	Unimplem	ented: Read	as '0'								
bit 4	FREE: Flas	sh Row Eras	e Enable bi	t							
	1 = Erase by con 0 = Perfor	the program npletion of e m write only	memory rov rase operati	w addressed ion)	by TBLPTR	on the next	WR comma	nd (cleared			
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit										
	1 = A write norma 0 = The wr	e operation is I operation, o rite operation	s premature or an improj n completec	ely terminate per write atte	d (any Rese empt)	et during sel	f-timed prog	ramming in			
	Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.										
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles to Flash program/data EEPROM										
bit 1	WR: Write	Control bit		rogram aata							
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or wr (The operation is self-timed and the bit is cleared by hardware once write is comp The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 											
bit 0	RD: Read	Control bit									
	 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read 										
	Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T10SO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.



FIGURE 13-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



FIGURE 13-1: TIMER1 BLOCK DIAGRAM

REGISTER 17-3:	ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0 ⁽¹⁾		
	bit 7							bit 0		
bit 7	ECCPASE:	ECCP Auto	-Shutdown	Event Status	bit					
	1 = A shutcome = ECCP	outputs are	nas occurreo operating	d; ECCP out	puts are in	shutdown	state			
bit 6-4	ECCPAS<2	:0>: ECCP	Auto-Shutdo	own Source	Select bits					
bit 3-2	111 = FLT0 110 = FLT0 101 = FLT0 100 = FLT0 011 = Eithe 010 = Com 001 = Com 000 = Auto- PSSAC<1:(<pre>111 = FLT0 or Comparator 1 or Comparator 2 110 = FLT0 or Comparator 2 101 = FLT0 or Comparator 1 100 = FLT0 011 = Either Comparator 1 or 2 010 = Comparator 2 output 001 = Comparator 1 output 000 = Auto-shutdown is disabled</pre>								
	bit 3-2 PSSAC<1:0>: Pins A and C Shutdown State Control bits 1x = Pins A and C are tri-state (40/44-pin devices); PWM output is tri-state (28-pin devices) 01 = Drive Pins A and C to '1' 00 = Drive Pins A and C to '0'									
bit 1-0	PSSBD<1:0>: Pins B and D Shutdown State Control bits ⁽¹⁾ 1x = Pins B and D tri-state 01 = Drive Pins B and D to '1' 00 = Drive Pins B and D to '0'									
	Note 1:	Unimpleme	nted on 28-p	oin devices; l	bits read as	3 'O'.				

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

18.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

18.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 18-22: REPEATED START CONDITION WAVEFORM



18.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 18-25).

18.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

18.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 18-26).

18.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 18-25: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 18-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	58
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	58
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	58
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	58
SSPBUF	MSSP Rec	eive Buffer/	Fransmit Re	gister					56
SSPADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	56
TMR2	Timer2 Reg	gister							56
PR2	Timer2 Per	riod Register							56
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	56
SSPCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5	ACKEN/ ADMSK5	RCEN/ ADMSK5	PEN/ ADMSK5	RSEN/ ADMSK5	SEN	56
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	56

TABLE 18-4: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C mode.

FIGURE 19-6: EUSART RECEIVE BLOCK DIAGRAM





RX (pin)	Start bit 0 bit 1 5 bit 7/8 St	op Start bit 0 5 bit 7/8 Stop bit	Start bit ////////////////////////////////////
Rcv Shift Reg		↓ Word 1 Word 2	<u></u>
Read Rcv Buffer Reg RCREG	<u></u> \$\$	RCREG RCREG	<u></u>
RCIF (Interrupt Flag)	<u> </u>		<u>_</u>
OERR bit	<u></u>		
CREN	Ś	ζ	<u>_</u>

Note: This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word causing the OERR (overrun) bit to be set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	57
RCREG	EUSART F	Receive Regis	ster						57
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	57
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	57
SPBRGH	EUSART E	aud Rate Ge	enerator Reg	gister High	Byte				57
SPBRG	EUSART E	aud Rate Ge	enerator Reg	gister Low E	Byte				57

 TABLE 19-6:
 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

19.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 19-10 for the timing of the Break character sequence.

19.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

19.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 19.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.

FIGURE 19-10: SEND BREAK CHARACTER SEQUENCE



NOTES:

REGISTER 24-5:	CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)							
	R/P-1	R/P-0	U-0	U-0	r-0	R/P-1	U-0	R/P-1
	DEBUG	XINST	BBSIZ1	BBSIZ0	—	LVP	—	STVREN
	bit 7							bit 0
bit 7	DEBUG: Ba	ackground [Debugger Er	nable bit				
	 1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins 0 = Background debugger enabled, RB6 and RB7 are dedicated to in-circuit debug 							
bit 6	XINST: Exte	ended Instru	uction Set Er	nable bit				
	1 = Instruct	ion set exte	nsion and In	dexed Addr	essing mode	enabled		
	0 = Instruct	ion set exte	nsion and In	dexed Addr	essing mode	disabled (L	egacy mode	e)
bit 5-4	BBSIZ<1:0	>: Boot Bloo	ck Size Sele	ct bits				
	PIC18F422	PIC18F4221/4321 Devices:						
	1x = 1024 V	1x = 1024 words						
	00 = 256 Words							
	PIC18F2221/2321 Devices:							
	1x = 512 W	ords						
	 x1 = 512 Words 00 = 256 Words bit 3 Reserved: Maintain as '0' bit 2 LVP: Single-Supply ICSP™ Enable bit 1 = Single-Supply ICSP enabled 							
bit 3								
bit 2								
	0 = Single-S	Supply ICSF	P disabled					
bit 1	Unimpleme	ented: Read	d as '0'					
bit 0	STVREN: S	Stack Full/U	nderflow Res	set Enable b	it			
	1 = Stack fu	Ill/underflow	will cause F	Reset				
	U = Stack fu	iii/underflow	will not cau	se Reset				

Legend:	r = Reserved bit, program as '0'					
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'				
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state				

BNC	C Branch if Not Carry		BNN	I	Branch if Not Negative				
Synta	ax:	BNC n		Synta	ax:	BNN n			
Oper	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	$-128 \le n \le 127$		
Oper	ation:	If Carry bit i (PC) + 2 + 2	s '0', 2n → PC		Oper	ation:	If Negative bit is '0', (PC) + 2 + 2n \rightarrow PC		
Statu	s Affected:	None			Statu	s Affected:	None		
Enco	ding:	1110 0011 nnnn nnnn		Enco	ding:	1110	0111 nnr	nn nnnn	
Description: If the Carry bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction		scription: If the Negative bit is '0', then the program will branch. The 2's complement number '2 added to the PC. Since the PC incremented to fetch the next instruction, the new address w PC + 2 + 2n. This instruction is two-cycle instruction.		en the ber '2n' is e PC will have next ess will be ion is then a					
Word	s:	1		Word	s:	1			
Cycles:		1(2)		Cycle	es:	1(2)			
Q Cycle Activity: If Jump:					Q C If Ju	Q Cycle Activity: If Jump:			
	Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
lf No	o Jump:				If No	o Jump:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
<u>Exan</u>	nple:	HERE	BNC Jump		Exan	<u>nple:</u>	HERE	BNN Jump	
Before Instruction PC = address (HERE) After Instruction If Carry = 0; PC = address (Jump) If Carry = 1; PC = address (HERE + 2)				Before Instruction PC = address (HERE) After Instruction If Negative = 0; PC = address (Jump) If Negative = 1; PC = address (HERE + 2)					





27.3 DC Characteristics: PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		I/O Ports:				
D030		with TTL Buffer	Vss	0.15 Vdd	V	VDD < 4.5V
D030A			—	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$
D031		with Schmitt Trigger Buffer	Vss	0.2 Vdd	V	
D031A		RC3 and RC4	Vss	0.3 Vdd	V	I ² C™ enabled
D031B			Vss	0.8	V	SMBus enabled
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	RC, EC modes ⁽¹⁾
D033B		OSC1	Vss	0.3	V	XT, LP modes
D034		T13CKI	Vss	0.3	V	
	Vih	Input High Voltage				
		I/O Ports:				
D040		with TTL Buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 4.5V
D040A			2.0	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$
D041		with Schmitt Trigger Buffer	0.8 VDD	Vdd	V	
D041A		RC3 and RC4	0.7 VDD	Vdd	V	I ² C™ enabled
D041B			2.1	Vdd	V	SMBus enabled, Vss ≥ 3V
D042		MCLR	0.8 VDD	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 VDD	Vdd	V	EC mode
D043B		OSC1	0.9 VDD	Vdd	V	RC mode ⁽¹⁾
D043C		OSC1	1.6	VDD	V	XT, LP modes
D044		113CKI	1.6	VDD	V	
Daga	IIL					
D060		I/O Ports	_	±200	nA	VDD < 5.5V, VSS \leq VPIN \leq VDD, Pin at High-Impedance
			_	±50	nA	VDD < 3V, Vss ≤ VPIN ≤ VDD, Pin at High-Impedance
D061		MCLR	_	±1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
D063		OSC1	_	±1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

27.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-5 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2221/2321/4221/4321 and PIC18LF2221/2321/4221/4321 families of devices specifically and only those devices.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
	$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 27.1 and						
	Section 27.3						
	LF parts operate for industrial temperatures only.						

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 27-25: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	I Characteristic			Мах	Units	Conditions
130	Tad	A/D Clock Period PIC18FXXXX		0.7	25.0 ⁽¹⁾	μS	Tosc based, VREF \geq 3.0V
			PIC18 LF XXXX	1.4	25.0 ⁽¹⁾	μS	VDD = 2.0V; Tosc based, VREF full range
			PIC18FXXXX		1	μS	A/D RC mode
			PIC18LFXXXX		3	μS	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition)	11	12	Tad		
132	TACQ	Acquisition Time ⁽³⁾	1.4	—	μS	-40°C to +85°C	
135	Tswc	Switching Time from C	_	(Note 4)			
137	TDIS	Discharge Time	0.2	—	μS		

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.

NOTES: