

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2321t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

	bit /	DILU
bit 7	 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit⁽¹⁾ 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred 	
	Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.	
bit 6	 ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete 	
bit 5	RCIF: EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty	
bit 4	TXIF: EUSART Transmit Interrupt Flag bit 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full	
bit 3	 SSPIF: Master Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 	
bit 2	CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode.	
bit 1	 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred 	
bit 0	 TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow 	
	Legend:	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

NOTES:

17.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The ECCP module is implemented only in
	40/44-pin devices.

In PIC18F4221/4321 devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 17.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 17-1. It differs from the CCPxCON registers in PIC18F2221/2321 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 17-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

bit 7-6 P1M<1:0>: Enhanced PWM Output Configuration bits

If CCP1M<3:2> = 00, 01, 10:

xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins
If CCP1M<3:2> = 11:

- 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 **DC1B<1:0>**: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.


PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 **CCP1M<3:0>**: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets ECCP module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Capture mode
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)
- 1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1IF)
- 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state
- 1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CC1IF bit)
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



REGISTER 19-2:	RCSTA: R		TATUS AN			TER		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7							bit 0
bit 7		ial Dart Enal	bla bit					
bit 7		ial Port Enal		DV/DT and	TV/CK pipe	an aprial pa	rt nina)	
		oort disabled			TX/CK pins	as senai po	it pins)	
bit 6	RX9: 9-bit	Receive Ena	able bit					
		 9-bit recept 8-bit recept 						
bit 5	SREN: Sin	gle Receive	Enable bit					
	<u>Asynchron</u> Don't care.							
	Synchrono	us mode – N	/laster:					
		s single rece						
		es single rec						
		leared after	-	complete.				
	Don't care.	<u>us mode – S</u>	<u>blave:</u>					
bit 4		ntinuous Re	ceive Enable	e bit				
	Asynchron							
	1 = Enable							
	0 = Disable	es receiver						
	Synchrono				ODEN			
		s continuous es continuou		til enable bit	CREN is cle	eared (CREI	N overrides	SREN)
bit 3		ddress Dete		t				
bit o		ous mode 9-						
					upt and load	s the receiv	e buffer whe	en RSR<8>
	0 = Disabl	es address o	detection, all	bytes are r	eceived and	ninth bit car	n be used as	s parity bit
		ous mode 9-	bit (RX9 = c) <u>):</u>				
	Don't care.							
bit 2		ming Error b						
	1 = Framin 0 = No fran		be updated	by reading	RCREG regi	ister and rec	eiving next	valid byte)
bit 1	OERR: OV	errun Error b	pit					
		n error (can	be cleared b	by clearing b	oit CREN)			
	0 = No ove							
bit 0		bit of Receiv					C	_
	I his can be	e address/da	ata bit or a p	arity bit and	must be cal	culated by u	ser tirmware	9.
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	ʻ0'
	-n = Value		'1' = B	it is set		s cleared	x = Bit is u	
			i – D					

20.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D FRC clock to be selected. If bits ACQT<2:0> are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

20.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG<3:0> bits in ADCON1 are reset.

20.6 A/D Conversions

Figure 20-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 20-5 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT<2:0> bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

20.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 20-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)






FIGURE 20-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h) U-0 U-0 U-0 U-0 R/C-1 R/C-1 — — — — — CP1 CP0 bit 7 bit 0 bit 0 bit 0 D D D D

- bit 7-2 Unimplemented: Read as '0'
- bit 1 CP1: Code Protection bit
 - 1 = Block 1 not code-protected⁽¹⁾
 - 0 = Block 1 code-protected⁽¹⁾
- bit 0 **CP0:** Code Protection bit
 - 1 = Block 0 not code-protected⁽¹⁾
 - 0 = Block 0 code-protected⁽¹⁾



Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	_	_	_	—	_	_
bit 7							bit 0

- bit 7 CPD: Data EEPROM Code Protection bit
 - 1 = Data EEPROM not code-protected
 - 0 = Data EEPROM code-protected
- bit 6 CPB: Boot Block Code Protection bit
 - 1 = Boot block not code-protected⁽¹⁾
 - 0 = Boot block code-protected⁽¹⁾
- bit 5-0 Unimplemented: Read as '0'

Note 1: See Figure 24-5 for variable block boundaries.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

24.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

24.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to **Section 4.1.4 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS<1:0> bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.



BCF	Bit Clear f	BN	Branch if Negative
Syntax:	BCF f, b {,a}	Syntax:	BN n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	0 ≤ b ≤ 7 a ∈ [0,1]	Operation:	If Negative bit is '1', (PC) + 2 + 2n \rightarrow PC
Operation:	$0 \rightarrow f < b >$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0110 nnnn nnnn
Encoding:1001bbbaffffffffDescription:Bit 'b' in register 'f' is cleared.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select theGPR bank (default).If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressing		Description:	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
	mode whenever f \leq 95 (5Fh). See Section 25.2.3 "Byte-Oriented and	Words:	1
	Bit-Oriented Instructions in Indexed	Cycles:	1(2)
Words:	Literal Offset Mode" for details.	Q Cycle Activity: If Jump:	
Cycles:	1	Q1	Q2 Q3 Q4
Q Cycle Activity:		Decode	Read literalProcessWrite to'n'DataPC
Q1 Decode	Q2 Q3 Q4 Read Process Write	No operation	No No No operation operation
	register 'f' Data register 'f'	If No Jump:	
- ·		Q1	Q2 Q3 Q4
Example: Before Instruct	BCF FLAG_REG, 7, 0	Decode	Read literalProcessNo'n'Dataoperation
FLAG_R			
After Instructio		Example:	HERE BN Jump
FLAG_RI	EG = 47h	Before Instruc PC After Instructic If Negativ	= address (HERE)
		If Negativ P(If Negativ P(C = address (Jump) ve = 0;

SUBWFB	Sı	W from	f with	Borrow						
Syntax:	Sl	JBWFB	f {,d {,a	}}						
Operands:	0 ≤	≤ f ≤ 255								
		d ∈ [0, 1]								
•		a ∈ [0, 1]								
Operation:	• • •		$(C) \rightarrow des$	st						
Status Affected:	_	OV, C, D	1							
Encoding:		0101	10da	fff						
Description: 0101 100a 1111 111 Description: Subtract W and the Carry flag (borro from register 'f' (2's complement method). If 'd' is '0', the result is stored bain register 'f' (default). If 'a' is '0', the result is stored bain register 'f' (default). If 'a' is '0', the Access Bank is selecter of GPR bank (default). If 'a' is '1', the BSR is used to select if GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operation in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.										
Words:	LI1 1	teral Offs	set Mode	" tor c	letalis.					
	1									
Cycles: Q Cycle Activity:	I									
Q Cycle Activity. Q1		Q2	Q3		Q4					
Decode		Read	Process		Write to					
200040		gister 'f'	Data		destination					
Example 1:	S	SUBWFB	REG, 1	, 0						
Before Instruc										
REG W	=	19h 0Dh	(0001							
С	=	1	(_ /					
After Instructio REG	n =	0Ch	(0000	101	1)					
W	=	0Dh	(0000							
C Z N	=	1 0								
N	=	0	; resul		sitive					
Example 2:		SUBWFB	REG, 0,	0						
Before Instruc REG	tion =	1Bh	(0001	. 101	1)					
W	=	1Ah	(0001							
C After Instructio		0								
REG	=	1Bh	(0001	. 101	1)					
W C	=	00h 1								
Z N	=	1 0	; resul	t is ze	ro					
Example 3:		SUBWFB	REG, 1	, 0						
Before Instruc		JODWID	100, 1	, 0						
REG	=	03h	(0000							
W C	=	0Eh 1	(0000) 110	1)					
After Instructio	n =	EEh	/ 1 1 1 1	010	0)					
REG	-	F5h	(1111 ; [2's c		0)					
W C	=	0Eh 0	(0000) 110	1)					
Z N	=	0		. :						
N	=	1	; resul	i is ne	gative					

SWAPF	Swap f							
Syntax:	SWAPF f	{,d {,a}}						
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	$0 \le f \le 255$ $d \in [0, 1]$						
Operation:	$(f<3:0>) \rightarrow$ $(f<7:4>) \rightarrow$							
Status Affected:	None							
Encoding:	0011	10da	ffff	ffff				
	is placed in placed in re If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0' al set is enabl in Indexed I mode when Section 25	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	5	Q4				
Decode	Read register 'f'	Proce Dat		Write to estination				
Example: Before Instruc REG After Instructic REG	tion = 53h	EG, 1,	0					

SUBFSR	Subtract	Subtract Literal from FSR						
Syntax:	SUBFSR	SUBFSR f, k						
Operands:	$0 \le k \le 63$							
	f ∈ [0, 1,	2]						
Operation:	FSR(f – k	$) \rightarrow FSR($	f)					
Status Affected:	None							
Encoding:	1110	1001	ffkk	kkkk				
Description:	The 6-bit I the conter by 'f'.							
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'							
Example:	SUBFSR	2, 23h						

Before Instruction FSR2 = 03FFh After Instruction FSR2 = 03DCh

Syntax:	SI	SUBULNK k							
Operands	: 0 :	$0 \le k \le 63$							
Operation									
	(T	$OS) \rightarrow PC$	С						
Status Affected:	No	one							
Encoding:		1110	100	1	11k)	:	kkkk		
Words: Cycles:	Th ex se Th the	ne instruct ecute; a cond cyc nis may be	tion ta NOP is le. e thoug a instru	ght of uctior	wo cycl ormed o f as a sj n, where	es t durir beci e f =			
	Tr ex se Tr thu '1 1 2	ne instruc ecute; a l econd cyc nis may be e SUBFSF	tion ta NOP is le. e thoug a instru	ght of uctior	wo cycl ormed o f as a sj n, where	es t durir beci e f =	ong the al case of		
Cycles:	Tr ex se Tr thu '1 1 2	ne instruc ecute; a l econd cyc nis may be e SUBFSF	tion ta NOP is le. e thoug a instru	ght of ght of uctior only o	wo cycl ormed o f as a sj n, where	es t durir beci e f =	ong the al case of		
Cycles: Q Cycle /	Th ex se Th tho '1 1 2 Activity:	ne instruct; a l econd cyc nis may be e SUBFSF 1'); it ope	tion ta NOP is le. e thoug instru rates o	perfe ght of uction only o Pro	wo cycl ormed o f as a sj n, where on FSR	es t durir beci e f = 2.	o ng the al case of : 3 (binary		
Cycles: Q Cycle /	Th ex se Th th '1 1 2 Activity: Q1	e instructe; a ta cond cyc his may be subFSF 1'); it ope Q2 Read	tion ta NOP is le. e thoug instru rates o	perfo ght of uctior only o Pro	wo cycl ormed o f as a s n, where on FSR Q3 	es t durir beci e f = 2.	ong the al case of 3 (binary Q4 Write to		

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instruct	ion	
FSR2	=	03DCh
PC	=	(TOS)

26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iικ (Vι < 0 or Vι > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD $- \sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)
 - **2:** Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

27.1 DC Characteristics:

Supply Voltage PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialStandard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
PIC18F2221/2321/4221/4321 (Industrial, Extended)									
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions						
D001	Vdd	Supply Voltage							
		PIC18LF2X21/4X21	2.0	_	5.5	V			
		PIC18F2X21/4X21	4.2	_	5.5	V			
D001C	AVdd	Analog Supply Voltage	Vdd - 0.3V	_	VDD + 0.3V	V			
D001D	AVss	Analog Ground Voltage	Vss-0.3V	_	Vss + 0.3V	V			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	_	V			
D003	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	0.7	V	See section on Power-on Reset for details		
D004	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05		_	V/ms	See section on Power-on Reset for details		
	VBOR	Brown-out Reset Voltag	e						
D005		PIC18LF2X21/4X21							
		BORV<1:0> = 11	2.00	2.11	2.22	V			
		BORV<1:0> = 10	2.65	2.79	2.93	V			
D005		All devices							
		BORV<1:0> = 01 ⁽²⁾	4.11	4.33	4.55	V			
		BORV<1:0> = 00	4.36	4.59	4.82	V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: With BOR enabled, full-speed operation (Fosc = 40 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2221/2321/4221/4321 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F2221/2321/4221/4321 (Industrial, Extended)										
Param No.	Device	Тур	Conditio	ns						
	Supply Current (IDD) ⁽²⁾									
	PIC18LF2X21/4X21	13	19	μΑ	-40°C					
		13	19	μA	+25°C	VDD = 2.0V				
		13	17	μA	+85°C					
	PIC18LF2X21/4X21	41	45	μA	-40°C		Fosc = 31 kHz			
		34	38	μA	+25°C	VDD = 3.0V				
		27	30	μA	+85°C		(RC_RUN mode, INTRC source)			
	All Devices	104	115	μA	-40°C					
		86	95	μA	+25°C	VDD = 5.0V				
		67	75	μA	+85°C	VDD - 5.0V				
	Extended Devices Only	68	100	μA	+125°C					
	PIC18LF2X21/4X21	0.31	0.35	mA	-40°C					
		0.31	0.35	mA	+25°C	VDD = 2.0V				
		0.31	0.35	mA	+85°C					
	PIC18LF2X21/4X21	0.55	0.60	mA	-40°C					
		0.51	0.60	mA	+25°C	VDD = 3.0V	Fosc = 1 MHz (RC RUN mode,			
		0.47	0.60	mA	+85°C		(NC_KON mode, INTOSC source)			
	All Devices	1.0	1.3	mA	-40°C					
		0.94	1.3	mA	+25°C	VDD = 5.0V				
		0.88	1.2	mA	+85°C	VDD - 3.0V				
	Extended Devices Only	0.88	1.2	mA	+125°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indust	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18F2221/2321/4221/4321 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units		Conditio	ns			
	Supply Current (IDD) ⁽²⁾									
	PIC18LF2X21/4X21	0.69	0.9	mA	-40°C					
		0.70	0.9	mA	+25°C	VDD = 2.0V				
		0.71	0.9	mA	+85°C					
	PIC18LF2X21/4X21	1.17	1.45	mA	-40°C					
		1.15	1.45	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz			
		1.14	1.45	mA	+85°C		(RC_RUN mode, INTOSC source)			
	All Devices	2.24	2.9	mA	-40°C					
		2.20	2.9	mA	+25°C	VDD = 5.0V				
		2.16	2.8	mA	+85°C	VDD - 5.0V				
	Extended Devices Only	2.18	2.8	mA	+125°C					
	PIC18LF2X21/4X21	3	5	μA	-40°C					
		3	5	μΑ	+25°C	VDD = 2.0V				
		3	5.6	μA	+85°C					
	PIC18LF2X21/4X21	4	7	μA	-40°C		Food - 21 kl !-			
		5	7	μA	+25°C	VDD = 3.0V	Fosc = 31 kHz (RC IDLE mode,			
		5	10	μA	+85°C		INTRC source)			
	All Devices	10	12	μA	-40°C					
		10	12	μA	+25°C	VDD = 5.0V				
		10	16	μA	+85°C	VDD - 3.0V				
	Extended Devices Only	17	50	μA	+125°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2221/2321/4221/4321 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F22 (Indus	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) ⁽²⁾									
	PIC18LF2X21/4X21	0.22	0.35	mA	-40°C					
		0.22	0.35	mA	+25°C	VDD = 2.0V				
		0.21	0.3	mA	+85°C]				
	PIC18LF2X21/4X21	0.51	0.55	mA	-40°C					
		0.45	0.50	mA	+25°C	VDD = 3.0V	Fosc = 1 MHz (PRI_RUN mode,			
		0.39	0.45	mA	+85°C		EC oscillator)			
	All Devices	1.14	1.15	mA	-40°C					
		0.99	1.1	mA	+25°C	VDD = 5.0V				
		0.83	1.1	mA	+85°C	vuu – 5.0V				
	Extended Devices Only	0.80	1.1	mA	+125°C					
	PIC18LF2X21/4X21	610	870	μΑ	-40°C					
		610	870	μΑ	+25°C	VDD = 2.0V				
		610	870	μΑ	+85°C					
	PIC18LF2X21/4X21	1.16	1.83	mA	-40°C					
		1.10	1.83	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz (PRI_RUN mode,			
		1.07	1.83	mA	+85°C		EC oscillator)			
	All Devices	2.35	2.85	mA	-40°C					
		2.24	2.85	mA	+25°C	VDD = 5.0V				
		2.14	2.85	mA	+85°C	v.uu = 5.0v				
	Extended Devices Only	2.14	2.85	mA	+125°C					
	Extended Devices Only	9	15	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz			
		12	20	mA	+125°C	VDD = 5.0V	(PRI_RUN mode, EC oscillator)			
	All Devices	16	19	mA	-40°C					
		14	19	mA	+25°C	VDD = 4.2V				
		14	19	mA	+85°C		Fosc = 40 MHz			
	All Devices	17	22.7	mA	-40°C		(PRI_RUN mode, EC oscillator)			
		17	22.7	mA	+25°C	VDD = 5.0V				
		17	22.7	mA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).


- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensi	ion Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A