

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90562apmc-gs-454e1
Supplier Device Package	64-LQFP (12x12)
Package / Case	64-LQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Oscillator Type	External
Data Converters	A/D 8x8/10b
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
RAM Size	2K x 8
EEPROM Size	-
Program Memory Type	Mask ROM
Program Memory Size	64KB (64K x 8)
umber of I/O	51
eripherals	POR, WDT
onnectivity	UART/USART
peed	16MHz
Core Size	16-Bit
Core Processor	F ² MC-16LX
Product Status	Obsolete
Details	

(Continued)

- Instruction set
 - Bit, byte, word, and long word data types
 - 23 different addressing modes
 - Enhanced calculation precision using a 32-bit accumulator
 - Enhanced signed multiplication and division instructions and RETI instruction
- Instruction set designed for high level language (C) and multi-tasking
 - · Uses a system stack pointer
 - Symmetric instruction set and barrel shift instructions
- Program patch function (2 address pointers) .
- 4-byte instruction queue
- Interrupt function
 - · Priority levels are programmable
 - · 32 interrupts
- Data transfer function
 - Extended intelligent I/O service function : Up to 16 channels
- Low-power consumption modes
 - Sleep mode (CPU operating clock stops.)
 - Timebase timer mode (Only oscillation clock and timebase timer continue to operate.)
 - Stop mode (Oscillation clock stops.)
 - CPU intermittent operation mode (The CPU operates intermittently at the specified interval.)
- Package
 - LQFP-64P (FTP-64P-M23: 0.65 mm pin pitch)
 - QFP-64P (FTP-64P-M06: 1.00 mm pin pitch)
 - SH-DIP (DIP-64P-M01 : 1.778 mm pin pitch)
- Process : CMOS technology

■ PERIPHERAL FUNCTIONS (RESOURCES)

I/O ports: 51 ports (max.)
Timebase timer: 1 channel
Watchdog timer: 1 channel
16-bit reload timer: 2 channels

• Multi-function timer

• 16-bit free-run timer: 1 channel


• Output compare : 6 channels

Can output an interrupt request when a match occurs between the count in the 16-bit freerun timer and the value set in the compare register.


• Input capture: 4 channels

On detecting an active edge on the input signal from an external input pin, copies the count value of the 16bit freerun timer to the input capture data register and generates an interrupt request.

- 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) The period and duty of the output pulse can be set by the program.
- Waveform generator (8-bit timer: 3 channels)
- UART : 2 channels
 - Full-duplex, double-buffered (8-bit)
 - Can be set to asynchronous or clock synchronous serial transfer (I/O expansion serial) operation
- DTP/external interrupt circuit (8 channels)
 - External interrupts can activate the extended intelligent I/O service.
 - Generates interrupts in response to external interrupt inputs.




(Continued)



	Pin No.		Pin	Circuit	_State/																
QFP*3	LQFP*4	SDIP*5	Name	Type*1	Function at Reset	Description															
			P30 to P35			I/O ports															
51 to 56	50 to 55	58 to 63	RTO0 to RTO5	Е		Event output pins for the output compare and waveform generator output pins. The pins output the specified waveform generated by the waveform generator. If not using waveform generation, these terminals enable output compare event output to use as output compare outputs. When used as a port, set the corresponding bits in the analog input enable register (ADER) to "port".															
			P36			I/O port															
59	58	2	SIN0	D	Port inputs	Serial data input pin for UART ch0. This pin is used continuously when input operation is enabled for UART ch0. In this case, do not use as a general input pin.															
			P37		(Hi-Z)	I/O port															
60	59	3	SOTO D	SOT0 D	D	D	D	D	D	SOTO D	ГО Д	Serial data output pin for UART ch0. Output operates when UART ch0 output is enabled.									
			P40			I/O port															
61	60	4	SCK0 D	SCK0 D	SCK0 D	D	D	D	D	D	D	CKO D	(O D	D	D	D	D	D	D		Serial clock I/O pin for UART ch0. Output operates when UART ch0 clock output is enabled.
62 to 64,	61 to 64,		P41 to P46			I/O ports															
1 to 3	1, 2	5 to 10	PPG0 to PPG5	D		Output pins for PPG ch0 to ch5. The outputs operate when output is enabled for PPG ch0 to ch5.															
			P50 to P57		Analog	I/O ports															
4 to 11	3 to 10	11 to 18	AN0 to AN7	F	Analog inputs	Analog input pins for the A/D converter. Input is available when the corresponding analog input enable register bits are set. (ADER: bit0 to bit7)															
12	11	19	AVcc	_	Power supply input	Vcc power supply input pin for A/D converter.															
13	12	20	AVR	G	Refer- ence volt- age input	Reference voltage input pin for A/D converter. Ensure that the voltage does not exceed Vcc.															
14	13	21	AVss	_	Power supply input	Vss power supply input pin for A/D converter.															

(Continued)

■ BLOCK DIAGRAM



*: Channel numbers when used as 8-bit timers. Three channels (ch1, ch3, and ch5) are available when used as 16-bit timers.

Note: The I/O ports share pins with the various peripheral functions (resources) .

See the Pin Assignment and Pin Description sections for details.

Note that, if a pin is used by a peripheral function (resource), it may not be used as an I/O port.

• An interrupt can be generated when an active edge is detected on the external signal (ICS01, ICS23 : ICE0 = "1", ICE1 = "1", ICE2 = "1", ICE3 = "1") .

• 8/16-bit PPG timer (8-bit : 6 channels, 16-bit : 3 channels)

The 8/16-bit PPG timer consists of an 8-bit down counter (PCNT), PPG control registers (PPGC0 to PPGC 5), PPG clock control registers (PCS01, PCS23, PCS45), and PPG reload registers (PRLL0 to PRLL5, PRLH0 to PRLH5).

When used as an 8/16-bit reload timer, the PPG operates as an event timer. The PPG can also be used to output pulses with specified frequency and duty ratio.

- 8-bit PPG mode
 - Each channel operates as an independent 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode ch0 (ch2, ch4) operates as an 8-bit prescaler and ch1 (ch3, ch5) operates as a variable frequency PPG by counting up on the borrow output from ch0 (ch2, ch4) .
- 16-bit PPG mode ch0 (ch2, ch4) and ch1 (ch3, ch5) operate together as a 16-bit PPG.
- PPG operation

Outputs pulses with the specified frequency and duty ratio (ratio of "H" level period and "L" level period), and can also be used as a D/A converter when combined with an external circuit.

Waveform generator

The waveform generator consists of an 8-bit timer, 8-bit timer control registers (DTCR0 to DTCR2), 8-bit reload registers (TMRR0 to TMRR2), and waveform control register (SIGCR).

The waveform generator can generate a DC chopper output or non-overlapping three-phase waveform output for inverter control using the realtime outputs (RT0 to RT5) and 8/16-bit PPG timer.

- A non-overlapping waveform can be generated by using the 8-bit timer as a deadtime timer and adding a nonoverlap time delay to the PPG timer pulse output. (Deadtime timer function)
- A non-overlapping waveform can be generated by using the 8-bit timer as a deadtime timer and adding a non-overlap time delay to the realtime outputs (RT1, RT3, RT5). (Deadtime timer function)
- A GATE signal can be generated when a match occurs between the count from the 16-bit freerun timer and compare register in the output compare (OCCP0 to OCCP5) (rising edge on realtime output (RT)) to control the PPG timer operation. (GATE function)
- Can control the RTO0 to RTO5 pin outputs using the DTTI pin input.

 By making the DTTI pin input clockless, the pins can be controlled externally even when the oscillation clock is halted. (The level for each pin can be set by the program.) However, the I/O ports (P30 to P35) must have been set beforehand as outputs and the output values set in the port 3 data register (PDR3).

6. UART

(1) Overview

- The UART is a general-purpose serial communications interface for performing synchronous or asynchronous (start-stop synchronization) communications with external devices.
- The interface provides both a bi-directional communication function (normal mode) and a master-slave communication function (multi-processor mode) .
- The UART can generate interrupt requests at receive complete, receive error detected, and transmit complete timings. Also the UART supports EI²OS.

• UART functions

The UART is a general-purpose serial communications interface for sending serial data to and from other CPUs and peripheral devices.

	Function
Data buffer	Full-duplex double-buffered
Transmission modes	Clock synchronous (no start and stop bits) Clock asynchronous (start-stop synchronization)
Baud rate	 Max. 2 MHz (for a 16 MHz machine clock) Baud rate generated by dedicated baud rate generator Baud rate generated by external clock (clock input from SCK0 and SCK1 pins) Baud rate generated by internal clock (clock supplied from 16-bit reload timer) Eight different baud rate settings are available.
Number of data bits	7 bits (asynchronous normal mode only)8 bits
Signal format	Non return to zero (NRZ) format
Receive error detection	 Framing errors Overrun errors Parity errors (not available in multi-processor mode)
Interrupt requests	Receive interrupt (Receive complete or receive error detected) Transmit interrupt (Transmission complete) Both transmit and receive support the extended intelligent I/O service (EI²OS) .
Master/slave communication function (multi-processor mode)	Used for 1 (master) to n (slave) communications. (Can only be used as master)

Note: The UART does not add the start and stop bits in clock synchronous mode. In this case, only data is transmitted.


10. ROM Mirror Function Selection Module

• The ROM mirror function selection module enables ROM data in FF bank to be read by accessing 00 bank.


• ROM mirror function selection module functions

	Function
Mirror setting address	 Data in FFFFFFH to FF4000H in FF bank can be read from 00FFFFH to 004000H in 00 bank.
Interrupts	None
El ² OS support	Not supported by the extended intelligent I/O service (EI²OS) .

• Relationship between addresses in the ROM mirror function



• Block diagram



12. 512 Kbit Flash Memory

- This section describes the flash memory on the MB90F562B and does not apply to evaluation and mask ROM versions.
- The flash memory is located in bank FF in the CPU memory map.

• Flash memory functions

	Function
Memory size	• 512 Kbit (64 KBytes)
Memory configuration	64 KWords × 8 bits or 32 KWords × 16 bits
Sector configuration	16 KBytes + 8 KBytes + 8 KBytes + 32 KBytes
Sector protect function	Selectable for each sector
Programming algorithm	 Automatic programming algorithm (Embedded Algorithm : Equivalent to MBM29F400TA)
Operation commands	 Compatible with JEDEC standard commands Includes an erase pause and restart function Write/erase completion detection by data polling or toggle bit Erasing by sector available (sectors can be combined in any combination)
No. of write/erase cycles	Min. 10,000 guaranteed
Memory write/erase method	 Can be written and erased using a parallel writer (Ando Denki AF9704, AF9705, AF9706, AF9708, and AF9709) Can be written and erased using a dedicated serial writer (Yokogawa Digital Computer Corporation AF200, AF210, AF120, and AF110) Can be written and erased by the program
Interrupts	Write and erase completion interrupts
El ² OS support	Not supported by the extended intelligent I/O service (EI²OS) .

• Sector configuration of flash memory

Flash memory	CPU address	Writer address*
SA1 (32 Kbyte)	FF0000н	70000н
SAT (32 Kbyte)	FF7FFFH	77FFFн
CA2 (9 Khyto)	FF8000H	78000н
SA2 (8 Kbyte)	FF9FFFH	79FFFн
CA2 (0 Khyta)	FFA000H	7А000н
SA3 (8 Kbyte)	FFBFFFH	7BFFFH
0.1.4.0.14	FFC000H	7С000н
SA4 (16 Kbyte)	FEFFFFH	7FFFFH

^{*:} The writer address is the address to be used instead of the CPU address when writing data from a parallel flash memory writer. Use the writer address when programming or erasing with a general-purpose parallel writer.

■ ELECTRICAL CHARACTERISTICS (MB90560 SERIES)

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Doromotor	Cumbal	Rat	ting	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR ≥ 0 V *1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
"L" level maximum output	lol1	_	15	mA	*3, *4
current	lol2	_	20	mA	*3, *5
"L" level average output	lolav1	_	4	mA	Average value (operating current × operating ratio) *4
current	lolav2	_	12	mA	Average value (operating current × operating ratio) *5
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	Average value (operating current × operating ratio)
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average value (operating current × operating ratio)
Power consumption	Pd	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1 :} AVcc and AVR must not exceed Vcc. Also, AVR must not exceed AVcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} V_1 and V_2 must not exceed $V_{CC} + 0.3 V$.

^{*3 :} The maximum output current is the peak value for a single pin.


^{*4 :} Pins other than P30/RTO0 to P35/RTO5

^{*5 :} P30/RTO0 to P35/RTO5 pins

(5) Timer Input Timings

(T_A =
$$-40$$
 °C to $+85$ °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)


Parameter	Symbol	Pin Name	Condi-	Val	ue	Unit	Remarks
raiailletei	Syllibol	r III Naille	tion	Min.	Max.	Offic	iveillai ks
Input pulse width	ttiwh, ttiwl	FRCK, IN0, IN1, TIN0, TIN1	_	4 tcp	_	ns	



(6) Timer Output Timings

(T_A =
$$-40$$
 °C to $+85$ °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)


Parameter	Symbol	Pin Name	Condi-	Va	lue	Unit	Remarks
i arameter	Symbol	i ili Naille	tion	Min.	Max.		iveillai ks
CLK $\uparrow \rightarrow T_{OUT}$ change time	t TO	RTO0 to RTO5, PPG0 to PPG5, TO0 to TO1	_	30		ns	-



(7) Trigger Input Timings

$$(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin Name	Condition	Value		Unit	Remarks
Farameter	Syllibol	Fili Naille	Condition	Min.	Max.	Oilit	Remarks
Input pulse width	t trgl	INT0 to INT7, IN0 to IN3	_	5 t cp	_	ns	In normal operation
				1	_	μs	In stop mode



■ ELECTRICAL CHARACTERISTICS (MB90565 SERIES)

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 4.0	V	AVcc ≥ AVR ≥ 0 V *1
Input voltage	Vı	Vss - 0.3	Vss + 4.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 4.0	V	*2
"L" level maximum output current	loL	_	15	mA	*3
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating ratio)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	Average value (operating current × operating ratio)
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average value (operating current × operating ratio)
Power consumption	Pd	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1 :} AVcc and AVR must not exceed Vcc. Also, AVR must not exceed AVcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} V_1 and V_2 must not exceed V_{CC} + 0.3 V_2

^{*3 :} The maximum output current is the peak value for a single pin.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Syllibol	Min.	Max.	Offic	Remarks
		3.0	3.6	V	Normal operation (MB90V560)
Power supply voltage	Vcc	2.7	3.6	V	Normal operation (MB90F568, MB90567 and MB90568)
		2.5	3.6	V	Maintaining state in stop mode
	ViH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input "H" voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD input pin
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
	VILM	Vss - 0.3	Vss + 0.3	V	MD input pin
Operating temperature	TA	-40	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$

Doromatan	Sym bol	Pin Name	Condition		Value	He !4	D	
Parameter			Condition	Min.	Тур.	Max.	Unit	Remarks
Output "H" voltage	Vон	All output pins	Vcc = 3.0 V Іон = -2.0 mA	Vcc - 0.5	Vcc - 0.3	_	V	
Output "L" voltage	Vol	All output pins	Vcc = 3.0 V IoL = 2.0 mA	_	0.2	0.4	V	
Input leak current	lı∟	All output pins	Vcc = 3.0 V Vss < Vı < Vcc	-5	-1	5	μΑ	
			For Vcc = 3.3 V, internal frequency = 8 MHz, normal operation	_	14	22	mA	MB90567/568
			For Vcc = 3.3 V, internal frequency = 16 MHz, normal operation	_	27	40	mA	MB90567/568
			For Vcc = 3.3 V, internal frequency = 8 MHz, A/D operation in progress	_	18	27	mA	MB90567/568
			For Vcc = 3.3 V, internal frequency = 16 MHz, A/D operation in progress	_	32	45	mA	MB90567/568
	Icc		For Vcc = 3.3 V, internal frequency = 8 MHz, normal operation	_	18	28	mA	MB90F568
Power supply current*		Vcc	For Vcc = 3.3 V, internal frequency = 16 MHz, normal operation	_	36	45	mA	MB90F568
			For Vcc = 3.3 V, internal frequency = 8 MHz, A/D operation in progress	_	23	33	mA	MB90F568
			For Vcc = 3.3 V, internal frequency = 16 MHz, A/D operation in progress	_	41	50	mA	MB90F568
			Flash write or erase	_	40	50	mA	MB90F568
	Iccs		For Vcc = 3.3 V, internal frequency = 8 MHz, sleep mode	_	6	10	mA	MB90567/568 MB90F568*
			For Vcc = 3.3 V, internal frequency = 16 MHz, sleep mode	_	14	20	mA	MB90567/568 MB90F568*
	Іссн		Stop mode, T _A = 25 °C		5	20	μΑ	


^{*:} Value when low power mode bits (LPM0, 1) are set to "01" with an internal operating frequency of 8 MHz. (Continued)

4. AC Characteristics

(1) Clock Timings

(MB90567/568/F568 : $T_A = -40$ °C to +85 °C, $V_{CC} = 2.7$ V to 3.6 V, $V_{SS} = AV_{SS} = 0.0$ V) (MB90V560 : $T_A = +25$ °C, $V_{CC} = 2.7$ V to 3.6 V, $V_{SS} = AV_{SS} = 0.0$ V)

				Value				,	
Parameter	Sym	Pin Name	Condi- tion	Value			Unit	Remarks	
raidinotor	bol			Min.	Тур.	Max.	Oiiii	Komarko	
				3	_	12	MHz	MB90V560	
Clock frequency	fc	X0, X1		3	_	16	MHz	MB90567/568 MB90F568	
				83.3	_	333	ns	MB90V560	
Clock cycle time	thcyl	X0, X1		62.5		333	ns	MB90567/568 MB90F568	
Input clock pulse width	Pwh PwL	X0		10		_	ns	Recommended duty ratio = 30% to 70%	
Input clock rise/fall time	tcr tcf	X0	_			5	ns	When using an external clock	
Internal energting clock				1.5	_	12	MHz	MB90V560	
Internal operating clock frequency	fcp	_		1.5		16	MHz	MB90567/568 MB90F568	
Internal operating clock		_		83.3	_	666	ns	MB90V560	
Internal operating clock cycle time	t CP			62.5	_	666	ns	MB90567/568 MB90F568	



(3) Power-On Reset


$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin Name	Condi- tion	Value		Unit	Remarks
Farameter	Symbol			Min.	Max.	Ollit	ixemarks
Power supply rise time	t R	Vcc*		0.05	30	ms	
Power supply cutoff time	t off	Vcc		4	_	ms	For repeated operation

^{*:} Vcc must be less than 0.2 V before power-on.


Notes: • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.



Sudden changes in the power supply voltage may cause a power-on reset.

The recommended practice if you wish to change the power supply voltage while the device is operating is to raise the voltage smoothly as shown below. Also, changes to the supply voltage should be performed when the PLL clock is not in use. The PLL clock may be used, however, if the rate of voltage change is 1 V/s or less.



■ ORDERING INFORMATION


• MB90560 series


Part No.	Package	Remarks
MB90561AP MB90562AP MB90F562BP	64-pin plastic SH-DIP (DIP-64P-M01)	
MB90561APF MB90562APF MB90F562BPF	64-pin plastic QFP (FPT-64P-M06)	
MB90561APMC MB90562APMC MB90F562BPMC	64-pin plastic LQFP (FPT-64P-M23)	

• MB90565 series

Part No.	Package	Remarks
MB90567PF MB90568PF MB90F568PF	64-pin plastic QFP (FPT-64P-M06)	
MB90567PMC MB90568PMC MB90F568PMC	64-pin plastic LQFP (FPT-64P-M23)	

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_	_	Deleted the description of old products MB90561, MB90562, and MB90F562.
_	_	The package code is changed. (FPT-64P-M09 → FPT-64P-M23)
34	■ PERIPHERAL FUNCTIONS 3. Watchdog Timer	The resource name of watch timer is collected. (clock timer \rightarrow watch timer)
55	■ PERIPHERAL FUNCTIONS 13. 1 Mbit Flash Memory	Deleted "· Standard configuration for Fujitsu Microelectronics standard serial on-board programming".
66	■ ELECTRICAL CHARACTERISTICS (MB90560 SERIES) 5. Electrical Characteristics for the A/D Converter	Changed the items of "Zero transition voltage" and "Full-scale transition voltage".
79	■ ELECTRICAL CHARACTERISTICS (MB90565 SERIES) 5. Electrical Characteristics for the A/D Converter	Changed the items of "Zero transition voltage" and "Full-scale transition voltage".
85	■ ORDERING INFORMATION	Order informations are changed. (MB90561APFM → MB90561APMC MB90562APFM → MB90562APMC MB90F562BPFM → MB90F562BPMC MB90567PFM → MB90567PMC MB90568PFM → MB90568PMC MB90F568PFM → MB90F568PMC)
87	■ PACKAGE DIMENSIONS	The package figure is changed. (FPT-64P-M09 → FPT-64P-M23)

The vertical lines marked in the left side of the page show the changes.

