

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XEI

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I²C, IrDA, LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.9V ~ 5.5V
Data Converters	A/D 4x10b, 3x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10mmgdfb-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 2-5. Pin Block Diagram for Pin Type 4-3-3






Figure 2-10. Pin Block Diagram for Pin Type 7-5-5

Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit



4.3.1 Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5** Register Settings When Using Alternate Function.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W	
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W	
PM2	1	1	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W	
PM3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W	
PM4	1	1	1	PM44	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W	
									I			
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W	
									I			
PM6	1	1	1	1	1	PM62	PM61	PM60	FFF26H	FFH	R/W	
									I			
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W	
					-	r	-		I			
PM8	1	1	PM85	PM84	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W	
									I			
PM12	PM127	PM126	PM125	1	1	1	1	1	FFF2CH	FFH	R/W	
	PMmn	Pmn pin I/O mode selection										
		(m = 0 to 8, 12; n = 0 to 7)										
	0		ode (outpu)							
	1	Input mod	de (output l	ouffer off)								

Figure 4-1. Format of Port Mode Register

Caution Be sure to set bits that are not mounted to their initial values.



4.6.2 Notes on specifying the pin settings

If the output function of an alternate function is assigned to a pin that is also used as an output pin, the output of the unused alternate function must be set to its initial state so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate output function, see **4.5 Register Settings When Using Alternate Function**.

No specific setting is required for input pins because the output function of their alternate functions is disabled (the buffer output is Hi-Z).

Disabling the unused functions, including blocks that are only used for input or do not have output, is recommended to lower power consumption.



Address: F01B6H, F01B7H		Afte	After reset: 0000H		R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPSm	0	0	PRS m31	PRS m30	0	0	PRS m21	PRS m20	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00
PRS PRS Selection of operation clock (CKm2) ^{Note}																

Figure 7-11. Format of Timer Clock Select register m (TPSm) (2/2)

m21	m20		fclк = 4 MHz	fclк = 8 MHz	fclк = 12 MHz	fclк = 20 MHz	fclk = 24 MHz
0	0	fc∟ĸ/2	2 MHz	4 MHz	6 MHz	10 MHz	12 MHz
0	1	fclк/2 ²	1 MHz	2 MHz	3 MHz	5 MHz	6 MHz
1	0	fc∟ĸ/2 ⁴	250 kHz	500 kHz	750 kHz	1.25 MHz	1.5 MHz
1	1	fc_к/2 ⁶	62.5 kHz	125 kHz	188 kHz	313 kHz	375 kHz
					Next		

PRS	PRS		Selection of	operation cloc	k (CKm3) ^{Note}		
m31	m30		fclk = 4 MHz	fclk = 8 MHz	fclк = 12 MHz	fclк = 20 MHz	fclk = 24 MHz
0	0	fclк/2 ⁸	15.6 kHz	31.3 kHz	46.9 kHz	78.1 kHz	93.8 kHz
0	1	fс∟к/2 ¹⁰	3.91 kHz	7.81 kHz	11.7 kHz	19.5 kHz	23.4 kHz
1	0	fськ/2 ¹²	976 Hz	1.95 kHz	2.93 kHz	4.88 kHz	5.86 kHz
1	1	fськ/2 ¹⁴	244 Hz	488 Hz	732 Hz	1.22 kHz	1.46 kHz

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

The timer array unit must also be stopped if the operating clock (f_{MCK}) specified by using the CKSmn0, and CKSmn1 bits or the valid edge of the signal input from the TImn pin is selected as the count clock (f_{TCLK}).

Caution Be sure to clear bits 15, 14, 11, 10 to "0".

By using channels 1 and 3 in the 8-bit timer mode and specifying CKm2 or CKm3 as the operation clock, the interval times shown in Table 7-3 can be achieved by using the interval timer function.

Table 7-3. Interval Times Available for Operation Clock CKSm2 or	CKSm3
------------------------------------------------------------------	-------

Clock		Interval time ^{Note} (f _{CLK} = 20 MHz)							
		16 µs	160 µs	1.6 ms	16 ms				
CKm2	fclk/2	\checkmark	-	-	-				
	fclk/2 ²	N	-	-	-				
	fclk/2 ⁴	N		-	_				
	fclk/2 ⁶	N		-	-				
CKm3	fclk/2 ⁸	_		\checkmark	-				
	fclk/2 ¹⁰	-		\checkmark	-				
	fclk/2 ¹²	-	_	\checkmark					
	fclk/2 ¹⁴	_	_	\checkmark					

Note The margin is within 5 %.

Remarks 1. fcLK: CPU/peripheral hardware clock frequency

2. For details of a signal of fcLK/2^j selected with the TPSm register, see 7.5.1 Count clock (frcLK).



7.9 Simultaneous Channel Operation Function of Timer Array Unit

7.9.1 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

Delay time = {Set value of TDRmn (master) + 2} × Count clock period Pulse width = {Set value of TDRmp (slave)} × Count clock period

The master channel operates in the one-count mode and counts the delays. Timer count register mn (TCRmn) of the master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).

The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The TCRmp register counts down from the value of The TDRmp register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

<R>

Caution The timing of loading of timer data register mn (TDRmn) of the master channel is different from that of the TDRmp register of the slave channel. If the TDRmn and TDRmp registers are rewritten during counting, therefore, an illegal waveform may be output in conflict with the timing of loading. Rewrite the TDRmn register after INTTMmn is generated and the TDRmp register after INTTMmp is generated.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n \leq 7)



Table 14-3. A/D Conversion Time Selection (2/4)

A/D (Convert	er Mod	le Regi	ster 0	Mode	Conversion	Number of	Conversion	Conve	ersion Time	Selection at	10-Bit Res	olution
		(ADM0))			Clock (fad)	Conversion	Time	1.9	$1.9~V \leq V_{\text{DD}} \leq 5.5~V$			Note 3
FR2	FR1	FR0	LV1	LV0			Clock ^{Note 1}		fclk =	fclk =	fclк=	fclk=	fclk=
									1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	1	0	Low-	fclк/64	19 fad	1216/fclк	Setting	Setting	Setting	Setting pro	hibited
0	0	1			voltage 1	fclк/32	(number of	608/fclк	prohibited	prohibited	prohibited	38 µs	25.3333 µs
0	1	0				fclк/16	sampling	304/f ськ			38 µs	19 µs	12.6667 µs
0	1	1				fськ/8	clock:	152/fclк		38 µs	19 µs	9.5 µs	6.3333 µs
1	0	0				fськ/6	7 fad)	114/fclк		28.5 µs	14.25 µs	7.125 µs	4.75 µs
1	0	1				fськ/5		95/f ськ		23.75 µs	11.875 µs	5.938 µs	3.9587 µs
1	1	0				fськ/4		76/f ськ		19 µs	9.5 µs	4.75 µs	3.1667 µs
1	1	1				fськ/2		38/f ськ	38 µs	9.5 µs	4.75 µs	2.375 µs	Setting
													prohibited
0	0	0	1	1	Low-	fclк/64	17 fad	1088/fclк	Setting	Setting	Setting	Setting pro	hibited
0	0	1			voltage 2	fclк/32	(number of	544/fclк	prohibited	prohibited	prohibited	34 µs	22.6667 µs
0	1	0				fclк/16	sampling	272/f ськ			34 µs	17 µs	11.3333 µs
0	1	1				fclк/8	clock: 5	136/fclк		34 µs	17 µs	8.5 µs	5.6667 µs
1	0	0				fськ/6	fad)	102/fclк		25.5 µs	12.75 µs	6.375 µs	4.25 µs
1	0	1				fськ/5		85/f ськ		21.25 µs	10.625 µs	5.3125 µs	3.5417 µs
1	1	0				fс∟к/4		68/f ськ		17 µs	8.5 µs	4.25 µs	2.8333 µs
1	1	1				fс∟к/2		34/f ськ	34 µs	8.5 µs	4.25 µs	2.125 µs	Setting
													prohibited

(2) When there is no A/D power supply stabilization wait time Low-voltage mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

Notes 1. These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (f_{AD}).

 $\textbf{2.} \quad 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V$

3. $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$

- 2. Rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data while conversion is stopped (ADCS = 0, ADCE = 0).
- 3. The above conversion time does not include conversion start time. Conversion start time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Remark fclk: CPU/peripheral hardware clock frequency



Cautions 1. The A/D conversion time must also be within the relevant range of conversion time (tconv) described in 37.6.1 A/D converter characteristics.


15.3 Setting Procedures

The procedures for setting the temperature sensor are shown below.

15.3.1 A/D converter mode register 0 (ADM0)

Figure 15-4 shows the setting flowchart when starting operation of temperature sensor.





Note Operation stabilization wait time is required until the A/D converter starts conversion.

Caution Select internal reference voltage for 10-bit A/D converter.



(2) Operation procedure






Figure 18-58. Initial Setting Procedure for Slave Reception








(3) Processing flow (in single-transmission mode)





Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 2) mn = 00, 02, 10



18.8.5 Calculating transfer rate

The transfer rate for simplified I²C (IIC00, IIC10) communication can be calculated by the following expressions.

(Transfer rate) = {Operation clock (fMCK) frequency of target channel} \div (SDRmn[15:9] + 1) \div 2

- Caution SDRmn[15:9] must not be set to 00000000B. Be sure to set a value of 00000001B or greater for SDRmn[15:9]. The duty ratio of the SCL signal output by the simplified I²C is 50%. The I²C bus specifications define that the low-level width of the SCL signal is longer than the highlevel width. If 400 kbps (fast mode) or 1 Mbps (fast mode plus) is specified, therefore, the lowlevel width of the SCL output signal becomes shorter than the value specified in the I²C bus specifications. Make sure that the SDRmn[15:9] value satisfies the I²C bus specifications.
- **Remarks 1.** The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000001B to 111111B) and therefore is 1 to 127.
 - **2.** m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).



CHAPTER 19 SERIAL INTERFACE IICA

19.1 Functions of Serial Interface IICA

Serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLAn) line and a serial data bus (SDAAn) line.

This mode complies with the I^2C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the I^2C bus.

Since the SCLAn and SDAAn pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICAn) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUPn bit of IICA control register n1 (IICCTLn1).

Figure 19-1 shows a block diagram of serial interface IICA.

Remark n = 0



19.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICAn) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICAn signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

To use the wakeup function in the STOP mode, set the WUPn bit to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICAn) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUPn bit after this interrupt has been generated.

Figure 19-22 shows the flow for setting WUPn = 1 and Figure 19-23 shows the flow for setting WUPn = 0 upon an address match.





Figure 19-22. Flow When Setting WUPn = 1

Remark n = 0



Figure 21-43. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (2/2)



(b) Waveform B



23.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, 2L, or 2H).

The PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and the PR13L registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR02L and PR02H registers, the PR10L and PR10H registers, the PR11L and PR11H registers, and the PR12L and PR12H registers are combined to form 16-bit registers PR00, PR01, PR02, PR10, PR11, and PR12, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 23-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L) (1/2)

Address: FFI	FE8H After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0		
Address: FFI	FECH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1		
Address: FFFE9H After reset: FFH R/W										
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	<0>		
PR00H	SRPR00	TMPR000	STPR00	1	1	SREPR02	SRPR02	STPR02		
			CSIPR000							
			IICPR000							
Address: FFFEDH After reset: FFH R/W										
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	<0>		
PR10H	SRPR10	TMPR100	STPR10	1	1	SREPR12	SRPR12	STPR12		
			CSIPR100 IICPR100							
Address: FFI	FEAH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR01L	TMPR001	FMPR0	RTITPR0	IICAPR00	SREPR01	SRPR01	STPR01	SREPR00		
					TMPR003H		IICPR010	TMPR001H		
Address: FFI	FEEH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR11L	TMPR101	FMPR1	RTITPR1	IICAPR10	SREPR11	SRPR11	STPR11	SREPR10		
					TMPR103H		IICPR110	TMPR101H		






Figure 27-5. Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)

 Remark
 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage



33.4.2 Flash memory programming mode

To rewrite the contents of the code flash memory through serial programming, specify the flash memory programming mode. To enter the mode, set as follows.

<Serial programming using the dedicated flash memory programmer >

Connect the RL78 microcontroller to a dedicated flash memory programmer. Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.


<Serial programming using an external device (UART communication)>

Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 33-4**). After that, enter flash memory programming mode according to the procedures <1> to <4> shown in **Figure 33-7**. For details, refer to the **RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815)**.

Table 33-4. Relationship Between TOOL0 Pin and Operation Mode After Reset Release

TOOL0	Operation Mode
EVdd	Normal operation mode
0	Flash memory programming mode





- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends (POR and LVD reset must end before the pin reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
 - $t_{SU:}$ How long from when the TOOL0 pin is placed at the low level until a pin reset ends
 - the: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (the flash firmware processing time is excluded)

For details, see 37.12 Timing Specs for Switching Flash Memory Programming Modes.



36.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Symbol	Function
А	A register; 8-bit accumulator
Х	X register
В	B register
С	C register
D	D register
E	E register
н	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
Xh, Xl	16-bit registers: X_H = higher 8 bits, X_L = lower 8 bits
Xs, XH, XL	20-bit registers: $X_s =$ (bits 19 to 16), $X_H =$ (bits 15 to 8), $X_L =$ (bits 7 to 0)
^	Logical product (AND)
V	Logical sum (OR)
¥	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

Table 36-2. Symbols in "Operation" Column	Table 36-2.	Symbols in	"Operation"	Column
-------------------------------------------	-------------	------------	-------------	--------



- Notes 1. Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, ΔΣ A/D converter, LVD circuit, comparator, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors. When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1). However, not including the current flowing into real-time clock 2, 12-bit interval timer, and watchdog timer.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz

LS (low-speed main) mode: $1.9 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



Edition	Description	Chapter
Rev.1.00	Change of 37.1 Absolute Maximum Ratings	CHAPTER 37 ELECTRICAL SPECIFICATIONS
	Change of 37.2 Oscillator Characteristics	
	Change of 37.3 DC Characteristics	
	Change of 37.4 AC Characteristics	
	Change of 37.5 Peripheral Functions Characteristics	
	Change of 37.6 Analog Characteristics	
	Change of 37.7 Battery Backup Function	
	Change of 37.8 LCD Characteristics	
	Addition of 37.11 Dedicated Flash Memory Programmer Communication (UART)	
	Change of 37.12 Timing Specs for Switching Flash Memory Programming Modes	
Rev.2.00	Change of high accuracy RTC to RTC2, and high accuracy real-time clock to real-time clock 2	Throughout
	Change of high accuracy temperature sensor to temperature sensor 2	
	Modification of 1.1 Features	CHAPTER 1 OUTLINE
	Modification of 1.2 List of Part Numbers	
	Modification of 1.3 Pin Configuration (Top View)	
	Modification of 2.1 Port Function List	CHAPTER 2 PIN FUNCTIONS
	Modification of 2.2 Functions Other than Port Pins	
	Modification of 2.3 Connection of Unused Pins	
	Addition of 2.4 Block Diagrams of Pins	
	Modification of 3.1 Memory Space	CHAPTER 3 CPU
	Modification of 3.2 Processor Registers	ARCHITECTURE
	Modification of 3.3 Instruction Address Addressing	
	Modification of 3.4 Addressing for Processing Data Addresses	
	Modification of 4.2 Port Configuration	CHAPTER 4 PORT FUNCTIONS
	Modification of 4.3 Registers Controlling Port Function	
	Modification of 4.4 Port Function Operations	
	Modification of 4.5 Register Settings When Using Alternate Function	
	Modification of 4.6 Cautions When Using Port Function	
	Modification of 5.3 Registers Controlling Clock Generator	CHAPTER 5 CLOCK GENERATOR
	Modification of 5.4 System Clock Oscillator	
	Modification of 5.6 Controlling the Clock	
	Addition of 5.7 Resonator and Oscillator Constants	
	Modification of 7.2 Configuration of Timer Array Unit	CHAPTER 7 TIMER ARRAY UNIT
	Modification of 7.3 Registers Controlling Timer Array Unit	
	Modification of 7.5 Operation of Counter	
	Modification of 7.6 Channel Output (TOmn Pin) Control	
	Addition of 7.7 Timer Input (TImn) Control	
	Modification of 7.8 Independent Channel Operation Function of Timer Array Unit	
	Modification of 7.9 Simultaneous Channel Operation Function of Timer Array Unit	
	Modification of 8.1 Functions of Real-time Clock 2	CHAPTER 8 REAL-TIM
	Modification of 8.2 Configuration of Real-time Clock 2	
	Modification of 8.3 Registers Controlling Real-time Clock 2	

