

Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

E·XFI

Product Status	Obsolete
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	128KB
RAM Size	16КВ
Peripherals	DMA, POR, WDT
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Speed	80MHz
Primary Attributes	ProASIC®3 FPGA, 60K Gates, 1536D-Flip-Flops
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a2f060m3e-fg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SmartFusion DC and Switching Characteristics

### Table 2-2 • Analog Maximum Ratings

Parameter	Conditions	Min.	Max.	Units
ABPS[n] pad voltage (relative to ground)	GDEC[1:0] = 00 (±15.36 V range)	•		
	Absolute maximum	-11.5	14.4	V
	Recommended	-11	14	V
	GDEC[1:0] = 01 (±10.24 V range)	-11.5	12	V
	GDEC[1:0] = 10 (±5.12 V range)	-6	6	V
	GDEC[1:0] = 11 (±2.56 V range)	-3	3	V
CM[n] pad voltage relative to ground)	CMB_DI_ON = 0 (ADC isolated)			
	COMP_EN = 0 (comparator off, for the associated even-numbered comparator)			
	Absolute maximum	-0.3	14.4	V
	Recommended	-0.3	14	V
	CMB_DI_ON = 0 (ADC isolated) COMP_EN = 1 (comparator on)	-0.3	3	V
	TMB_DI_ON = 1 (direct ADC in)	-0.3	3	V
TM[n] pad voltage (relative to ground)	TMB_DI_ON = 0 (ADC isolated)	-0.3	3	V
	COMP_EN = 1(comparator on)			
	TMB_DI_ON = 1 (direct ADC in)	-0.3	3	V
ADC[n] pad voltage (relative to ground)		-0.3	3.6	V

#### VCCxxxxIOBx Trip Point:

Ramping up: 0.6 V < trip\_point\_up < 1.2 V Ramping down: 0.5 V < trip\_point\_down < 1.1 V

#### VCC Trip Point:

Ramping up: 0.6 V < trip\_point\_up < 1.1 V Ramping down: 0.5 V < trip\_point\_down < 1 V

VCC and VCCxxxxIOBx ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- By default, during programming I/Os become tristated and weakly pulled up to VCCxxxxIOBx. You can modify the I/O states during programming in FlashPro. For more details, refer to "Specifying I/O States During Programming" on page 1-3.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

### PLL Behavior at Brownout Condition

The Microsemi SoC Products Group recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLLx exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see Figure 2-1 on page 2-6 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels ( $0.75 V \pm 0.25 V$ ), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/-Down Behavior of Low Power Flash Devices" chapter of the *ProASIC3 FPGA Fabric User's Guide* for information on clock and lock recovery.

#### Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers

Output buffers, after 200 ns delay from input buffer activation

#### Standby Mode

 $P_{DYN} = P_{RC-OSC} + P_{LPXTAL-OSC}$ 

#### Time Keeping Mode

 $P_{DYN} = P_{LPXTAL-OSC}$ 

### **Global Clock Dynamic Contribution**—**P**<sub>CLOCK</sub>

#### SoC Mode

 $P_{CLOCK} = (P_{AC1} + N_{SPINE} * P_{AC2} + N_{ROW} * PAC3 + N_{S-CELL} * P_{AC4}) * F_{CLK}$ 

N<sub>SPINE</sub> is the number of global spines used in the user design—guidelines are provided in the "Device Architecture" chapter of the *SmartFusion FPGA Fabric User's Guide.* 

N<sub>ROW</sub> is the number of VersaTile rows used in the design—guidelines are provided in the "Device Architecture" chapter of the *SmartFusion FPGA Fabric User's Guide*.

F<sub>CLK</sub> is the global clock signal frequency.

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

#### Standby Mode and Time Keeping Mode

 $P_{CLOCK} = 0 W$ 

#### Sequential Cells Dynamic Contribution—P<sub>S-CELL</sub>

#### SoC Mode

 $P_{S-CELL} = N_{S-CELL} * (P_{AC5} + (\alpha_1 / 2) * P_{AC6}) * F_{CLK}$ 

 $N_{S-CELL}$  is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-17 on page 2-18.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Time Keeping Mode

 $P_{S-CELL} = 0 W$ 

#### Combinatorial Cells Dynamic Contribution—P<sub>C-CELL</sub>

#### SoC Mode

 $P_{C-CELL} = N_{C-CELL} * (\alpha_1 / 2) * P_{AC7} * F_{CLK}$ 

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-17 on page 2-18.

F<sub>CLK</sub> is the global clock signal frequency.

#### Standby Mode and Time Keeping Mode

 $P_{C-CELL} = 0 W$ 

#### Routing Net Dynamic Contribution—P<sub>NET</sub>

#### SoC Mode

 $\mathsf{P}_{\mathsf{NET}} = (\mathsf{N}_{\mathsf{S}\text{-}\mathsf{CELL}} + \mathsf{N}_{\mathsf{C}\text{-}\mathsf{CELL}}) * (\alpha_1 / 2) * \mathsf{P}_{\mathsf{AC8}} * \mathsf{F}_{\mathsf{CLK}}$ 

N<sub>S-CELL</sub> is the number VersaTiles used as sequential modules in the design.

 $N_{C\mbox{-}C\mbox{-}E\mbox{-}L\mbox{-}L}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-17 on page 2-18.

F<sub>CLK</sub> is the frequency of the clock driving the logic including these nets.

SmartFusion DC and Switching Characteristics

### 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

#### Table 2-47 • Minimum and Maximum DC Input and Output Levels

1.8 V LVCMOS		VIL	VIH V				VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	Ι <sub>ΙL</sub>	I <sub>IH</sub>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>1</sup>	Max. mA <sup>1</sup>	μA²	μA²	
2 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	1.9	0.45	VCCxxxxIOBx - 0.45	2	2	11	9	15	15	
4 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	1.9	0.45	VCCxxxxIOBx - 0.45	4	4	22	17	15	15	
6 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	1.9	0.45	VCCxxxxIOBx - 0.45	6	6	44	35	15	15	
8 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	1.9	0.45	VCCxxxxIOBx - 0.45	8	8	51	45	15	15	
12 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	1.9	0.45	VCCxxxxIOBx - 0.45	12	12	74	91	15	15	
16 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	1.9	0.45	VCCxxxxIOBx - 0.45	16	16	74	91	15	15	

#### Applicable to FPGA I/O Banks

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.

#### Table 2-48 • Minimum and Maximum DC Input and Output Levels Applicable to MSS I/O Banks

1.8 V LVCMOS		VIL	VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	IIL	I <sub>IH</sub>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>1</sup>	Max. mA <sup>1</sup>	μA²	μA²
4 mA	-0.3	0.35 * VCCxxxxIOBx	0.65 * VCCxxxxIOBx	3.6	0.45	VCCxxxxIOBx - 0.45	4	4	22	17	15	15

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.





#### Table 2-49 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V <sub>REF</sub> (typ.) (V)	C <sub>LOAD</sub> (pF)
0	1.8	0.9	-	35

\* Measuring point = V<sub>trip.</sub> See Table 2-22 on page 2-24 for a complete table of trip points.

#### **Timing Characteristics**

Table 2-50 • 1.8 V LVCMOS High Slew

Worst Commercial-Case Conditions: T<sub>J</sub> = 85°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.7 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.60	11.06	0.04	1.14	0.39	8.61	11.06	2.61	1.59	10.67	13.12	ns
	–1	0.50	9.22	0.03	0.95	0.32	7.17	9.22	2.18	1.33	8.89	10.93	ns
4 mA	Std.	0.60	6.46	0.04	1.14	0.39	5.53	6.46	3.04	2.66	7.59	8.51	ns
	–1	0.50	5.38	0.03	0.95	0.32	4.61	5.38	2.54	2.22	6.33	7.10	ns
6 mA	Std.	0.60	4.16	0.04	1.14	0.39	3.99	4.16	3.34	3.18	6.05	6.22	ns
	–1	0.50	3.47	0.03	0.95	0.32	3.32	3.47	2.78	2.65	5.04	5.18	ns
8 mA	Std.	0.60	3.69	0.04	1.14	0.39	3.76	3.67	3.40	3.31	5.81	5.73	ns
	–1	0.50	3.07	0.03	0.95	0.32	3.13	3.06	2.84	2.76	4.85	4.78	ns
12 mA	Std.	0.60	3.38	0.04	1.14	0.39	3.44	2.86	3.50	3.82	5.50	4.91	ns
	–1	0.50	2.81	0.03	0.95	0.32	2.87	2.38	2.92	3.18	4.58	4.10	ns
16 mA	Std.	0.60	3.38	0.04	1.14	0.39	3.44	2.86	3.50	3.82	5.50	4.91	ns
	–1	0.50	2.81	0.03	0.95	0.32	2.87	2.38	2.92	3.18	4.58	4.10	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-9 for derating values.

#### Table 2-51 • 1.8 V LVCMOS Low Slew

Worst Commercial-Case Conditions:  $T_J$  = 85°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.7 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.60	14.24	0.04	1.14	0.39	13.47	14.24	2.62	1.54	15.53	16.30	ns
	-1	0.50	11.87	0.03	0.95	0.32	11.23	11.87	2.18	1.28	12.94	13.59	ns
4 mA	Std.	0.60	9.74	0.04	1.14	0.39	9.92	9.62	3.05	2.57	11.98	11.68	ns
	-1	0.50	8.11	0.03	0.95	0.32	8.26	8.02	2.54	2.14	9.98	9.74	ns
6 mA	Std.	0.60	7.67	0.04	1.14	0.39	7.81	7.24	3.34	3.08	9.87	9.30	ns
	-1	0.50	6.39	0.03	0.95	0.32	6.51	6.03	2.79	2.56	8.23	7.75	ns
8 mA	Std.	0.60	7.15	0.04	1.14	0.39	7.29	6.75	3.41	3.21	9.34	8.80	ns
	-1	0.50	5.96	0.03	0.95	0.32	6.07	5.62	2.84	2.68	7.79	7.34	ns
12 mA	Std.	0.60	6.76	0.04	1.14	0.39	6.89	6.75	3.50	3.70	8.95	8.81	ns
	-1	0.50	5.64	0.03	0.95	0.32	5.74	5.62	2.92	3.08	7.46	7.34	ns
16 mA	Std.	0.60	6.76	0.04	1.14	0.39	6.89	6.75	3.50	3.70	8.95	8.81	ns
	-1	0.50	5.64	0.03	0.95	0.32	5.74	5.62	2.92	3.08	7.46	7.34	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-9 for derating values.



### **Output Register**

### Figure 2-17 • Output Register Timing Diagram

#### **Timing Characteristics**

# Table 2-72 • Output Data Register Propagation DelaysWorst Commercial-Case Conditions: TJ = 85°C, Worst-Case VCC = 1.425 V

Parameter	Description	-1	Std.	Units
t <sub>OCLKQ</sub>	Clock-to-Q of the Output Data Register	0.60	0.72	ns
tosud	Data Setup Time for the Output Data Register	0.32	0.38	ns
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	0.00	0.00	ns
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	0.44	0.53	ns
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	0.00	0.00	ns
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	0.82	0.98	ns
t <sub>OPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Data Register	0.82	0.98	ns
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
t <sub>ORECCLR</sub>	Asynchronous Clear Recovery Time for the Output Data Register	0.23	0.27	ns
t <sub>OREMPRE</sub>	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
t <sub>ORECPRE</sub>	Asynchronous Preset Recovery Time for the Output Data Register	0.23	0.27	ns
t <sub>OWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.22	0.22	ns
t <sub>OWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.22	0.22	ns
t <sub>ОСКМРWH</sub>	Clock Minimum Pulse Width High for the Output Data Register	0.36	0.36	ns
t <sub>OCKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Data Register	0.32	0.32	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-9 for derating values.

## **VersaTile Characteristics**

## VersaTile Specifications as a Combinatorial Module

The SmartFusion library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *IGLOO/e, Fusion, ProASIC3/E, and SmartFusion Macro Library Guide*.



Figure 2-23 • Sample of Combinatorial Cells





#### **Timing Characteristics**

#### Table 2-79 • Register Delays

#### Worst Commercial-Case Conditions: T<sub>J</sub> = 85°C, Worst-Case VCC = 1.425 V

Parameter	Description	-1	Std.	Units
t <sub>CLKQ</sub>	Clock-to-Q of the Core Register	0.56	0.67	ns
t <sub>SUD</sub>	Data Setup Time for the Core Register	0.44	0.52	ns
t <sub>HD</sub>	Data Hold Time for the Core Register	0.00	0.00	ns
t <sub>SUE</sub>	Enable Setup Time for the Core Register	0.46	0.55	ns
t <sub>HE</sub>	Enable Hold Time for the Core Register	0.00	0.00	ns
t <sub>CLR2Q</sub>	Asynchronous Clear-to-Q of the Core Register	0.41	0.49	ns
t <sub>PRE2Q</sub>	Asynchronous Preset-to-Q of the Core Register	0.41	0.49	ns
t <sub>REMCLR</sub>	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	ns
t <sub>RECCLR</sub>	Asynchronous Clear Recovery Time for the Core Register	0.23	0.27	ns
t <sub>REMPRE</sub>	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	ns
t <sub>RECPRE</sub>	Asynchronous Preset Recovery Time for the Core Register	0.23	0.27	ns
t <sub>WCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Core Register	0.22	0.22	ns
t <sub>WPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Core Register	0.22	0.22	ns
t <sub>CKMPWH</sub>	Clock Minimum Pulse Width High for the Core Register	0.32	0.32	ns
t <sub>CKMPWL</sub>	Clock Minimum Pulse Width Low for the Core Register	0.36	0.36	ns

*Note:* For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-9 for derating values.

## **Clock Conditioning Circuits**

## **CCC Electrical Specifications**

**Timing Characteristics** 

#### Table 2-86 • SmartFusion CCC/PLL Specification

Parameter	Minir	num	Typical		Maximum		Units	
Clock Conditioning Circuitry Input Frequency fIN_CCC	1.5				35	0	MI	Ηz
Clock Conditioning Circuitry Output Frequency f <sub>OUT_CCC</sub>	0.	75			350	) <sup>1</sup>	MI	Ηz
Delay Increments in Programmable Delay Blocks <sup>2,3,4</sup>			16	60			р	S
Number of Programmable Values in Each Programmable Delay Block					32	2		
Input Period Jitter					1.	5	n	S
Acquisition Time								
LockControl = 0					30	0	μ	S
LockControl = 1					6.	0	ms	
Tracking Jitter <sup>5</sup>								
LockControl = 0					1.	6	n	S
LockControl = 1					0.	8	n	S
Output Duty Cycle	48	.5			5.15		%	6
Delay Range in Block: Programmable Delay 1 <sup>2,3</sup>	0.	6			5.56		ns	
Delay Range in Block: Programmable Delay 2 <sup>2,3</sup>	0.0	25			5.5	56	n	S
Delay Range in Block: Fixed Delay <sup>2,3</sup>			2	.2			n	S
CCC Output Peak-to-Peak Period Jitter F <sub>CCC_OUT</sub> <sup>6,7</sup>		Ma	iximum	Peak-to	-Peak F	Period J	itter	
	SSC	) ≤ 2	SSC	) ≤ 4	<b>SSO</b> ≤ 8		SSO	≤ <b>16</b>
	FG/CS	PQ	FG/CS	PQ	FG/CS	PQ	FG/CS	PQ
0.75 MHz to 50 MHz	0.5%	1.6%	0.9%	1.6%	0.9%	1.6%	0.9%	1.8%
50 MHz to 250 MHz	1.75%	3.5%	9.3%	9.3%	9.3%	17.9%	10.0%	17.9%
250 MHz to 350 MHz	2.5%	5.2%	13.0%	13.0%	13.0%	25.0%	14.0%	25.0%

Notes:

- One of the CCC outputs (GLA0) is used as an MSS clock and is limited to 100 MHz (maximum) by software. Details regarding CCC/PLL are in the "PLLs, Clock Conditioning Circuitry, and On-Chip Crystal Oscillators" chapter of the SmartFusion Microcontroller Subsystem User's Guide.
- 2. This delay is a function of voltage and temperature. See Table 2-7 on page 2-9 for deratings.

3.  $T_J = 25^{\circ}C$ , VCC = 1.5 V

- 4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 6. Measurement done with LVTTL 3.3 V 12 mA I/O drive strength and High slew rate. VCC/VCCPLL = 1.425 V, VCCI = 3.3V, 20 pF output load. All I/Os are placed outside of the PLL bank.
- 7. SSOs are outputs that are synchronous to a single clock domain and have their clock-to-out within ± 200 ps of each other.
- 8. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the % jitter. The VCO jitter (in ps) applies to CCC\_OUT regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC\_OUT is also 300 ps.

SmartFusion DC and Switching Characteristics

## **Timing Waveforms**







Figure 2-37 • FIFO Write



SmartFusion DC and Switching Characteristics

#### Table 2-98 • Analog Sigma-Delta DAC (continued)

Specification	Test Conditions	Min.	Тур.	Max.	Units
Sigma-delta DAC power supply current requirements (not including VAREFx)	Input = 0, EN = 1 (operational mode)				
	VCC33SDDx		30	35	μA
	VCC15A		3	5	μA
	Input = Half scale, EN = 1 (operational mode)				
	VCC33SDDx		160	165	μA
	VCC15A		33	35	μΑ
	Input = Full scale, EN = 1 (operational mode)				
	VCC33SDDx		280	285	μA
	VCC15A		70	75	μA

Note: \*FS is full-scale error, defined as the difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error plus gain error. Refer to the Analog-to-Digital Converter chapter of the SmartFusion Programmable Analog User's Guide for more information.



#### Sigma Delta DAC Settling Time

Figure 2-44 • Sigma-Delta DAC Setting Time





Pin Descriptions

Name	Туре	Description
VCC15A	Supply	Clean analog 1.5 V supply to the analog circuitry. Always power this pin.
VCC15ADC0	Supply	Analog 1.5 V supply to the first ADC. Always power this pin.
VCC15ADC1	Supply	Analog 1.5 V supply to the second ADC. Always power this pin.
VCC15ADC2	Supply	Analog 1.5 V supply to the third ADC. Always power this pin.
VCC33A	Supply	Clean 3.3 V analog supply to the analog circuitry. VCC33A is also used to feed the 1.5 V voltage regulator for designs that do not provide an external supply to VCC. Refer to the Voltage Regulator (VR), Power Supply Monitor (PSM), and Power Modes section in the <i>SmartFusion Microcontroller Subsystem User's Guide</i> for more information.
VCC33ADC0	Supply	Analog 3.3 V supply to the first ADC. If unused, Microsemi recommends connecting this pin to a 3.3 V supply. <sup>1</sup>
VCC33ADC1	Supply	Analog 3.3 V supply to the second ADC. If unused, Microsemi recommends connecting this pin to a 3.3 V supply. <sup>1</sup>
VCC33ADC2	Supply	Analog 3.3 V supply to the third ADC. If unused, Microsemi recommends connecting this pin to a 3.3 V supply. <sup>1</sup>
VCC33AP	Supply	Analog clean 3.3 V supply to the charge pump. To avoid high current draw, VCC33AP should be powered up simultaneously with or after VCC33A. Can be pulled down if unused. <sup>1</sup>
VCC33N	Supply	$-3.3$ V output from the voltage converter. A 2.2 $\mu$ F capacitor must be connected from this pin to GND. Analog charge pump capacitors are not needed if none of the analog SCB features are used and none of the SDDs are used. In that case it should be left unconnected.
VCC33SDD0	Supply	Analog 3.3 V supply to the first sigma-delta DAC
VCC33SDD1	Supply	Common analog 3.3 V supply to the second and third sigma-delta DACs
VCCENVM	Supply	Digital 1.5 V power supply to the embedded nonvolatile memory blocks. To avoid high current draw, VCC should be powered up before or simultaneously with VCCENVM.
VCCESRAM	Supply	Digital 1.5 V power supply to the embedded SRAM blocks. Available only on the 208PQFP package. It should be connected to VCC (in other packages, it is internally connected to VCC).
VCCFPGAIOB0	Supply	Digital supply to the FPGA fabric I/O bank 0 (north FPGA I/O bank) for the output buffers and I/O logic.
		Each bank can have a separate VCCFPGAIO connection. All I/Os in a bank will run off the same VCCFPGAIO supply. VCCFPGAIO can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCFPGAIO pins tied to GND.
VCCFPGAIOB1	Supply	Digital supply to the FPGA fabric I/O bank 1 (east FPGA I/O bank) for the output buffers and I/O logic.
		Each bank can have a separate VCCFPGAIO connection. All I/Os in a bank will run off the same VCCFPGAIO supply. VCCFPGAIO can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCFPGAIO pins tied to GND.

Notes:

1. The following 3.3 V supplies should be connected together while following proper noise filtering practices: VCC33A, VCC33ADCx, VCC33ADCx, VCC33SDDx, VCCMAINXTAL, and VCCLPXTAL.

2. The following 1.5 V supplies should be connected together while following proper noise filtering practices: VCC, VCC15A, and VCC15ADCx.

3. For more details on VCCPLLx capacitor recommendations, refer to the application note AC359, SmartFusion cSoC Board Design Guidelines, the "PLL Power Supply Decoupling Scheme" section.

SmartFusion Customizable System-on-Chip (cSoC)

Name	Туре	Polarity/Bus Size	Description
NCAP		1	Negative capacitor connection.
			This is the negative terminal of the charge pump. A capacitor, with a 2.2 $\mu$ F recommended value, is required to connect between PCAP and NCAP. Analog charge pump capacitors are not needed if none of the analog SCB features are used and none of the SDDs are used. In that case it should be left unconnected.
PCAP		1	Positive Capacitor connection.
			This is the positive terminal of the charge pump. A capacitor, with a 2.2 $\mu$ F recommended value, is required to connect between PCAP and NCAP. If this pin is not used, it must be left unconnected/floating. In this case, no capacitor is needed. Analog charge pump capacitors are not needed if none of the analog SCB features are used, and none of the SDDs are used.
PTBASE		1	Pass transistor base connection
			This is the control signal of the voltage regulator. This pin should be connected to the base of an external pass transistor used with the 1.5 V internal voltage regulator and can be floating if not used.
PTEM		1	Pass transistor emitter connection.
			This is the feedback input of the voltage regulator.
			This pin should be connected to the emitter of an external pass transistor used with the 1.5 V internal voltage regulator and can be floating if not used.
MSS_RESET_N		Low	Low Reset signal which can be used as an external reset and can also be used as a system level reset under control of the Cortex-M3 processor. MSS_RESET_N is an output asserted low after power-on reset. The direction of MSS_RESET_N changes during the execution of the Microsemi System Boot when chip-level reset is enabled. The Microsemi System Boot reconfigures MSS_RESET_N to become a reset input signal when chip-level reset is enabled. It has an internal pull-up so it can be left floating. In the current software, the MSS_RESET_N is modeled as an external input signal only.
PU_N	In	Low	Push-button is the connection for the external momentary switch used to turn on the 1.5 V voltage regulator and can be floating if not used.



## PQ208



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



	FG484			
Pin Number	A2F200 Function	A2F500 Function		
C15	EMC_AB[17]/IO12PDB0V0	EMC_AB[17]/IO17PDB0V0		
C16	EMC_AB[24]/IO16NDB0V0	EMC_AB[24]/IO20NDB0V0		
C17	EMC_AB[22]/IO15NDB0V0	EMC_AB[22]/IO19NDB0V0		
C18	EMC_AB[23]/IO15PDB0V0	EMC_AB[23]/IO19PDB0V0		
C19	GBA0/IO19NPB0V0	GBA0/IO23NPB0V0		
C20	NC	NC		
C21	GBC2/IO21PDB1V0	GBC2/IO30PDB1V0		
C22	GBB2/IO20NDB1V0	GBB2/IO27NDB1V0		
D1	GND	GND		
D2	EMC_DB[12]/IO70NDB5V0	EMC_DB[12]/IO87NDB5V0		
D3	EMC_DB[13]/GAC2/IO70PDB5V0	EMC_DB[13]/GAC2/IO87PDB5V0		
D4	NC	NC		
D5	NC	NC		
D6	GND	GND		
D7	NC	IO00NPB0V0		
D8	NC	IO03NPB0V0		
D9	GND	GND		
D10	EMC_OEN0_N/IO03NDB0V0	EMC_OEN0_N/IO08NDB0V0		
D11	EMC_AB[10]/IO09NDB0V0	EMC_AB[10]/IO11NDB0V0		
D12	EMC_AB[11]/IO09PDB0V0	EMC_AB[11]/IO11PDB0V0		
D13	EMC_AB[9]/IO08PDB0V0	EMC_AB[9]/IO13PDB0V0		
D14	GND	GND		
D15	GBC1/IO17PPB0V0	GBC1/IO22PPB0V0		
D16	EMC_AB[25]/IO16PDB0V0	EMC_AB[25]/IO20PDB0V0		
D17	GND	GND		
D18	GBA1/IO19PPB0V0	GBA1/IO23PPB0V0		
D19	NC	NC		
D20	NC	NC		
D21	IO21NDB1V0	IO30NDB1V0		
D22	GND	GND		
E1	GFC2/IO67PPB5V0	GFC2/IO84PPB5V0		
E2	VCCFPGAIOB5	VCCFPGAIOB5		
E3	GFA2/IO68PDB5V0	GFA2/IO85PDB5V0		
E4	GND	GND		

Notes:

1. Shading denotes pins that do not have completely identical functions from density to density. For example, the bank assignment can be different for an I/O, or the function might be available only on a larger density device.

 \*: Indicates that the signal assigned to the pins as a CLKBUF/CLKBUF\_LVPECL/CLKBUF\_LVDS goes through a glitchless mux. In order for the glitchless mux to operate correctly, the signal must be a free-running clock signal. Refer to the 'Glitchless MUX' section in the SmartFusion Microcontroller Subsystem User's Guide for more details.

SmartFusion Customizable System-on-Chip (cSoC)

	FG484		
Pin Number	A2F200 Function	A2F500 Function	
E5	NC	NC	
E6	GNDQ	GNDQ	
E7	VCCFPGAIOB0	VCCFPGAIOB0	
E8	NC	IO00PPB0V0	
E9	NC	NC	
E10	VCCFPGAIOB0	VCCFPGAIOB0	
E11	EMC_AB[4]/IO06NDB0V0	EMC_AB[4]/IO10NDB0V0	
E12	EMC_AB[5]/IO06PDB0V0	EMC_AB[5]/IO10PDB0V0	
E13	VCCFPGAIOB0	VCCFPGAIOB0	
E14	GBC0/IO17NPB0V0	GBC0/IO22NPB0V0	
E15	NC	NC	
E16	VCCFPGAIOB0	VCCFPGAIOB0	
E17	NC	VCOMPLA1	
E18	NC	IO25NPB1V0	
E19	GND	GND	
E20	NC	NC	
E21	VCCFPGAIOB1	VCCFPGAIOB1	
E22	IO22NDB1V0	IO32NDB1V0	
F1	GFB1/IO65PPB5V0	GFB1/IO82PPB5V0	
F2	IO67NPB5V0	IO84NPB5V0	
F3	GFB2/IO68NDB5V0	GFB2/IO85NDB5V0	
F4	EMC_DB[10]/IO69NPB5V0	EMC_DB[10]/IO86NPB5V0	
F5	VCCFPGAIOB5	VCCFPGAIOB5	
F6	VCCPLL	VCCPLL0	
F7	VCOMPLA	VCOMPLA0	
F8	NC	NC	
F9	NC	NC	
F10	NC	NC	
F11	NC	NC	
F12	NC	NC	
F13	EMC_AB[20]/IO14NDB0V0	EMC_AB[20]/IO21NDB0V0	
F14	EMC_AB[21]/IO14PDB0V0	EMC_AB[21]/IO21PDB0V0	
F15	GNDQ	GNDQ	
F16	NC	VCCPLL1	

Notes:

1. Shading denotes pins that do not have completely identical functions from density to density. For example, the bank assignment can be different for an I/O, or the function might be available only on a larger density device.

2. \*: Indicates that the signal assigned to the pins as a CLKBUF/CLKBUF\_LVPECL/CLKBUF\_LVDS goes through a glitchless mux. In order for the glitchless mux to operate correctly, the signal must be a free-running clock signal. Refer to the 'Glitchless MUX' section in the SmartFusion Microcontroller Subsystem User's Guide for more details.



	FG484			
Pin Number	A2F200 Function	A2F500 Function		
T1	GND	GND		
T2	VCCMSSIOB4	VCCMSSIOB4		
Т3	GPIO_8/IO39RSB4V0	GPIO_8/IO48RSB4V0		
T4	GPIO_11/IO57RSB4V0	GPIO_11/IO66RSB4V0		
Т5	GND	GND		
Т6	MAC_CLK	MAC_CLK		
Τ7	VCCMSSIOB4	VCCMSSIOB4		
Т8	VCC33SDD0	VCC33SDD0		
Т9	VCC15A	VCC15A		
T10	GNDAQ	GNDAQ		
T11	GND33ADC0	GND33ADC0		
T12	ADC7	ADC7		
T13	NC	TM4		
T14	NC	VAREF2		
T15	VAREFOUT	VAREFOUT		
T16	VCCMSSIOB2	VCCMSSIOB2		
T17	SPI_1_DO/GPIO_24	SPI_1_DO/GPIO_24		
T18	GND	GND		
T19	NC	NC		
T20	NC	NC		
T21	VCCMSSIOB2	VCCMSSIOB2		
T22	GND	GND		
U1	GND	GND		
U2	GPIO_5/IO42RSB4V0	GPIO_5/IO51RSB4V0		
U3	GPIO_10/IO58RSB4V0	GPIO_10/IO67RSB4V0		
U4	VCCMSSIOB4	VCCMSSIOB4		
U5	MAC_RXD[1]/IO53RSB4V0	MAC_RXD[1]/IO62RSB4V0		
U6	NC	NC		
U7	VCC33AP	VCC33AP		
U8	VCC33N	VCC33N		
U9	CM1	CM1		
U10	VAREF0	VAREF0		
U11	GND33ADC1	GND33ADC1		
U12	ADC4	ADC4		

Notes:

1. Shading denotes pins that do not have completely identical functions from density to density. For example, the bank assignment can be different for an I/O, or the function might be available only on a larger density device.

2. \*: Indicates that the signal assigned to the pins as a CLKBUF/CLKBUF\_LVPECL/CLKBUF\_LVDS goes through a glitchless mux. In order for the glitchless mux to operate correctly, the signal must be a free-running clock signal. Refer to the 'Glitchless MUX' section in the SmartFusion Microcontroller Subsystem User's Guide for more details.



Datasheet Information

Revision	Changes	Page
Revision 7 (continued)	The following sentence was removed from the "I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)" section because it is incorrect (SAR 31047):	2-4
	"The many different supplies can power up in any sequence with minimized current spikes or surges."	
	Table 2-8 • Quiescent Supply Current Characteristics was divided into two tables: one for power supplies configurations and one for quiescent supply current. SoC mode was added to both tables (SAR 26378) and VCOMPLAx was removed from Table 2-8 • Power Supplies Configuration (SAR 29591). Quiescent supply current values were updated in Table 2-9 • Quiescent Supply Current Characteristics (SAR 33067).	2-10
	The "Total Static Power Consumption— $P_{STAT}$ " section was revised: " $N_{eNVM-BLOCKS}$ * $P_{DC4}$ " was removed from the equation for $P_{STAT}$ (SAR 33067).	2-14
	Table 2-14 • Different Components Contributing to Dynamic Power Consumption in SmartFusion cSoCs and Table 2-15 • Different Components Contributing to the Static Power Consumption in SmartFusion cSoCs were revised to reflect updates in the SmartFusion power calculator (SARs 26405, 33067).	2-12, 2-13
	Table 2-82 • A2F060 Global Resource is new (SAR 33132).	2-61
	Output duty cycle was corrected to 50% in Table 2-83 • Electrical Characteristics of the RC Oscillator. It was incorrectly noted as 1% previously. Operating current for 3.3 domain was added (SAR 32940).	2-61
	Table 2-86 • SmartFusion CCC/PLL Specification was revised to add information and   measurements regarding CCC output peak-to-peak period jitter (SAR 32996).	2-63
	The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-38 • FIFO Reset, and the FIFO "Timing Waveforms" tables were revised to ensure consistency with the software names (SAR 29991).	2-66 to 2-75
	Table 2-90 • eNVM Block Timing, Worst Commercial Case Conditions: $T_J = 85^{\circ}C$ , VCC = 1.425 V was revised to correct the maximum frequencies (SAR 32410).	2-76
	Table 2-97 • Comparator Performance Specifications was moved to the "SmartFusion DC and Switching Characteristics" section from the SmartFusion Programmable Analog User's Guide because the information is extracted from characterization (SAR 24298).	
	The hysteresis section in Table 2-97 • Comparator Performance Specifications was revised (SAR 33158).	2-84
	The "SmartFusion Development Tools" was extensively updated (SAR 33216).	3-1
	The text following Table 4-2 • JTAG Pin Descriptions was updated to add information on control of the JTAGSEL pin. Manual jumpers on the evaluation and development kits allow manual selection of this function for J-Link and ULINK debuggers (SAR 25592).	4-7



Datasheet Information

Revision	Changes	Page
Revision 3 (continued)	In Table 2-3 • Recommended Operating Conditions <sup>5,6</sup> , the VDDBAT recommended operating range was changed from "2.97 to 3.63" to "2.7 to 3.63" (SAR 25246). Recommended operating range was changed to "3.15 to 3.45" for the following voltages: VCC33A VCC33ADCx VCC33ADCx VCC33AP VCC33SDDx VCCMAINXTAL VCCLPXTAL Two notes were added to the table (SAR 27109): 1. The following 3.3 V supplies should be connected together while following proper noise filtering practices: VCC33A, VCC33ADCx, VCC33AP, VCC33SDDx, VCCMAINXTAL, and VCCLPXTAL.	2-3
	2. The following 1.5 V supplies should be connected together while following proper noise filtering practices: VCC, VCC15A, and VCC15ADCx.	
	In Table 2-3 • Recommended Operating Conditions <sup>5,6</sup> , the description for VCCLPXTAL was corrected to change "32 Hz" to "32 KHz" (SAR 27110).	2-3
	The "Power Supply Sequencing Requirement" section is new (SAR 27178).	2-4
T tu v a c u T A f c li T V a T C T T F S T S F F n	Table 2-8 • Power Supplies Configuration was revised to change most on/off entries to voltages. Note 5 was added, stating that "on" means proper voltage is applied. The values of 6 $\mu$ A and 16 $\mu$ A were removed for IDC1 and IDC2 for 3.3 V. A note was added for IDC1 and IDC2: "Power mode and Sleep mode are consuming higher current than expected in the current version of silicon. These specifications will be updated when new version of the silicon is available" (SAR 27926).	2-10
	The "Power-Down and Sleep Mode Implementation" section is new (SAR 27178).	2-11
	A note was added to Table 2-86 • SmartFusion CCC/PLL Specification, pertaining to $f_{out\_CCC}$ , stating that "one of the CCC outputs (GLA0) is used as an MSS clock and is limited to 100 MHz (maximum) by software" (SAR 26388).	2-63
	Table 2-90 • eNVM Block Timing, Worst Commercial Case Conditions: $T_J = 85^{\circ}C$ , VCC = 1.425 V was revised. Values were included for A2F200 and A2F500, for –1 and Std. speed grades. A note was added to define 6:1:1:1 and 5:1:1:1 (SAR 26166).	2-76
	The units were corrected (mV instead of V) for input referred offset voltage, GDEC[1:0] = 00 in Table 2-96 • ABPS Performance Specifications (SAR 25381).	2-82
	The test condition values for operating current (ICC33A, typical) were changed in Table 2-99 • Voltage Regulator (SAR 26465).	2-87
	Figure 2-45 • Typical Output Voltage was revised to add legends for the three curves, stating the load represented by each (SAR 25247).	2-88
	The "SmartFusion Programming" chapter was moved to this document from the SmartFusion Subsystem Microcontroller User's Guide (SAR 26542). The "Typical Programming and Erase Times" section was added to this chapter.	4-7
	Figure 4-1 • TRSTB Logic was revised to change 1.5 V to "VJTAG (1.5 V to 3.3 V nominal)" (SAR 24694).	4-8