

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	36
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-UFBGA, WLCSP
Supplier Device Package	49-WLCSP (3x3.19)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f411cey6utr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.20.2	General-purpose timers (TIMx)	. 28
		3.20.3	Independent watchdog	. 28
		3.20.4	Window watchdog	. 28
		3.20.5	SysTick timer	. 29
	3.21	Inter-in	tegrated circuit interface (I2C)	29
	3.22	Univers	sal synchronous/asynchronous receiver transmitters (USART)	29
	3.23	Serial p	peripheral interface (SPI)	30
	3.24	Inter-in	tegrated sound (I <sup>2</sup> S)	30
	3.25	Audio F	PLL (PLLI2S)	30
	3.26	Secure	digital input/output interface (SDIO)	31
	3.27	Univers	sal serial bus on-the-go full-speed (OTG_FS)	31
	3.28	Genera	al-purpose input/outputs (GPIOs)	31
	3.29	Analog	-to-digital converter (ADC)	32
	3.30	Tempe	rature sensor	32
	3.31	Serial v	vire JTAG debug port (SWJ-DP)	32
	3.32	Embed	ded Trace Macrocell™	32
4	Pino	uts and	pin description	33
4	Pino	uts and	pin description	33 53
4 5	Pino Mem	uts and ory map	pin description	33 53
4 5 6	Pino Mem Elect	uts and ory map rical ch	pin description	33 53 57
4 5 6	Pinor Mem Elect	uts and ory map rical ch Parame	pin description	<ul> <li>33</li> <li>53</li> <li>57</li> <li>57</li> </ul>
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1	pin description	<b>33</b> <b>53</b> <b>57</b> 57 . 57
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2	pin description   oping   aracteristics   eter conditions   Minimum and maximum values   Typical values	<b>33</b> <b>53</b> <b>57</b> 57 . 57 . 57
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3	pin description	<b>33</b> <b>53</b> <b>57</b> 57 . 57 . 57 . 57
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Paramo 6.1.1 6.1.2 6.1.3 6.1.4	pin description	<b>33</b> <b>53</b> <b>57</b> 57 . 57 . 57 . 57 . 57
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	pin description	<b>33</b> <b>53</b> <b>57</b> 57 57 57 57 57 57 57 57
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	pin description         oping         aracteristics         eter conditions         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme	<b>33</b> <b>53</b> <b>57</b> 57 57 57 57 57 57 57 58 58
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	pin description	<b>33</b> <b>53</b> <b>57</b> 57 57 57 57 57 57 57 57 58 59 60
4 5 6	Pinor Mem Elect 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu	pin description	<b>33</b> <b>53</b> <b>57</b> 57 57 57 57 57 57 58 59 60 60
4 5 6	<b>Pinot</b> <b>Mem</b> <b>Elect</b> 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat	pin description	<b>33</b> <b>53</b> <b>57</b> 57 57 57 57 57 57 57 58 59 60 60 60 62
4 5 6	<b>Pino</b> <b>Mem</b> <b>Elect</b> 6.1 6.2 6.3	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1	pin description	<b>33</b> <b>57</b> 57 57 57 57 57 57 57 57 58 59 60 60 62 . 62
4 5 6	<b>Pinot</b> <b>Mem</b> <b>Elect</b> 6.1 6.2 6.3	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2	pin description	<b>33</b> <b>57</b> 57 57 57 57 57 57 57 57 58 59 60 60 62 62 62 62
4 5 6	<b>Pinot</b> <b>Mem</b> <b>Elect</b> 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2 6.3.3	pin description	<b>33</b> <b>57</b> 57 57 57 57 57 57 57 57 57 57 58 59 60 60 62 62 62 62 62
4 5 6	<b>Pinot</b> <b>Mem</b> <b>Elect</b> 6.1	uts and ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2 6.3.3 6.3.4	pin description	<b>33</b> <b>57</b> 57 57 57 57 57 57 57 57 57 57 57 57 60 60 62 60 62 62 62 62 62 62 62 62 62 62 62 62 62



# List of tables

Table 1.	Device summary	1
Table 2.	STM32F411xC/xE features and peripheral counts	. 12
Table 3.	Regulator ON/OFF and internal power supply supervisor availability.	. 25
Table 4.	Timer feature comparison	. 27
Table 5.	Comparison of I2C analog and digital filters	. 29
Table 6.	USART feature comparison	. 30
Table 7.	Legend/abbreviations used in the pinout table	. 38
Table 8.	STM32F411xC/xE pin definitions	. 38
Table 9.	Alternate function mapping	. 47
Table 10.	STM32F411xC/xE	
	register boundary addresses	. 53
Table 11.	Voltage characteristics	. 60
Table 12.	Current characteristics	. 61
Table 13.	Thermal characteristics.	. 61
Table 14.	General operating conditions	. 62
Table 15.	Features depending on the operating power supply range	. 63
Table 16.	VCAP 1/VCAP 2 operating conditions	. 65
Table 17.	Operating conditions at power-up / power-down (regulator ON)	. 65
Table 18.	Operating conditions at power-up / power-down (regulator OFF).	. 65
Table 19.	Embedded reset and power control block characteristics.	. 66
Table 20.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM - $V_{DD}$ = 1.7 V	. 68
Table 21.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM - V <sub>DD</sub> = 3.6 V	. 69
Table 22.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory- V <sub>DD</sub> = 1.7 V	. 70
Table 23.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory - V <sub>DD</sub> = 3.6 V	. 71
Table 24.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator disabled) running from Flash memory - V <sub>DD</sub> = 3.6 V	. 72
Table 25.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled with prefetch) running from Flash memory - V <sub>DD</sub> = 3.6 V	. 73
Table 26.	Typical and maximum current consumption in Sleep mode - V <sub>DD</sub> = 3.6 V	. 74
Table 27.	Typical and maximum current consumptions in Stop mode - V <sub>DD</sub> = 1.7 V	. 74
Table 28.	Typical and maximum current consumption in Stop mode - V <sub>DD</sub> =3.6 V	. 75
Table 29.	Typical and maximum current consumption in Standby mode - V <sub>DD</sub> = 1.7 V	. 75
Table 30.	Typical and maximum current consumption in Standby mode - V <sub>DD</sub> = 3.6 V	. 75
Table 31.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	. 76
Table 32.	Switching output I/O current consumption	. 78
Table 33.	Peripheral current consumption	. 79
Table 34.	Low-power mode wakeup timings <sup>(1)</sup>	. 82
Table 35.	High-speed external user clock characteristics.	. 82
Table 36.	Low-speed external user clock characteristics	. 83
Table 37.	HSE 4-26 MHz oscillator characteristics.	. 84
Table 38.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	. 85
Table 39.	HSI oscillator characteristics	. 86
Table 40.	LSI oscillator characteristics	. 87
Table 41.	Main PLL characteristics.	. 88



## 3.4 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

## 3.5 Embedded Flash memory

The devices embed up to 512 Kbytes of Flash memory available for storing programs and data.

To optimize the power consumption the Flash memory can also be switched off in Run or in Sleep mode (see Section 3.18: Low-power modes). Two modes are available: Flash in Stop mode or in DeepSleep mode (trade off between power saving and startup time, see Table 34: Low-power mode wakeup timings(1)). Before disabling the Flash memory, the code must be executed from the internal RAM.

#### One-time programmable bytes

A one-time programmable area is available with 16 OTP blocks of 32 bytes. Each block can be individually locked.

(Additional information can be found in the product reference manual.)

# 3.6 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.7 Embedded SRAM

All devices embed:

 128 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed with 0 wait states



DocID026289 Rev 6



Figure 7. Startup in regulator OFF: slow V<sub>DD</sub> slope - power-down reset risen after V<sub>CAP 1</sub>/V<sub>CAP 2</sub> stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).



# Figure 8. Startup in regulator OFF mode: fast $V_{DD}$ slope - power-down reset risen before $V_{CAP\_1}/V_{CAP\_2}$ stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).



### 3.16.3 Regulator ON/OFF and internal power supply supervisor availability

Package	ge Regulator ON Regulator OFF Power superv		Power supply supervisor ON	Power supply supervisor OFF
UFQFPN48	Yes	No	Yes	No
WLCSP49	Yes	No	Yes PDR_ON set to VDD	Yes PDR_ON external control <sup>(1)</sup>
LQFP64	Yes	No	Yes	No
LQFP100	Yes	No	Yes	No
UFBGA100	Yes BYPASS_REG set to VSS	Yes BYPASS_REG set to VDD	Yes PDR_ON set to VDD	Yes PDR_ON external control <sup>(1)</sup>

Table 3. Regulator ON/OFF and internal power supply supervisor availability

1. Refer to Section 3.15: Power supply supervisor

# 3.17 Real-time clock (RTC) and backup registers

The backup domain includes:

- The real-time clock (RTC)
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC features a reference clock detection, a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The backup registers are 32-bit registers used to store 80 bytes of user application data when  $V_{DD}$  power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 3.18: Low-power modes).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.



DocID026289 Rev 6

The RTC and backup registers are supplied through a switch that is powered either from the  $V_{DD}$  supply when present or from the  $V_{BAT}$  pin.

## 3.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

To further reduce the power consumption, the Flash memory can be switched off before entering in Sleep mode. Note that this requires a code execution from the RAM.

#### • Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The devices can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm/ wakeup/ tamper/ time stamp events).

#### • Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain when selected.

The devices exit the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm/ wakeup/ tamper/time stamp event occurs.

Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

# 3.19 V<sub>BAT</sub> operation

The VBAT pin allows to power the device  $V_{BAT}$  domain from an external battery, an external super-capacitor, or from  $V_{DD}$  when no external battery and an external super-capacitor are present.

 $V_{\text{BAT}}$  operation is activated when  $V_{\text{DD}}$  is not present.

The VBAT pin supplies the RTC and the backup registers.

Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation. When PDR\_ON pin is not connected to  $V_{DD}$  (internal Reset OFF), the  $V_{BAT}$  functionality is no more available and VBAT pin should be connected to  $V_{DD}$ .



# 3.20 Timers and watchdogs

The devices embed one advanced-control timer, seven general-purpose timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 4* compares the features of the advanced-control and general-purpose timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complemen- tary output	Max. interface clock (MHz)	Max. timer clock (MHz)
Advanced -control	TIM1	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	100	100
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes 4 No		No	50	100
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	50	100
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	100	100
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	100	100

	Table 4.	Timer	feature	comparison
--	----------	-------	---------	------------

### 3.20.1 Advanced-control timers (TIM1)

The advanced-control timer (TIM1) can be seen as three-phase PWM generators multiplexed on 4 independent channels. It has complementary PWM outputs with programmable inserted dead times. It can also be considered as a complete general-purpose timer. Its 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output





Figure 11. STM32F411xC/xE LQFP64 pinout

1. The above figure shows the package top view.



STM32F411xC STM32F411xE

Pinouts and pin description

Port	AF00	AF01	AF02	AF03	AF04											
Port						AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/I2S1S PI2/ I2S2/SPI3/ I2S3	SPI2/I2S2/ SPI3/ I2S3/SPI4/ I2S4/SPI5/ I2S5	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
PC0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PC1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PC2	-	-	-	-	-	SPI2_MISO	I2S2ext_SD	-	-	-	-	-	-	-	-	EVENT OUT
PC3	-	-	-	-	-	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT
PC4	-	-	-	-	-		-	-	-	-	-	-	-	-	-	EVENT OUT
PC5	-	-	-	-	-		-	-	-	-	-	-	-	-	-	EVENT OUT
PC6	-	-	TIM3_CH1	-	-	I2S2_MCK	-	-	USART6_ TX	-	-	-	SDIO_ D6	-	-	EVENT OUT
U PC7	-	-	TIM3_CH2	-	-	SPI2_SCK/I 2S2_CK	I2S3_MCK	-	USART6_ RX	-	-	-	SDIO_ D7	-	-	EVENT OUT
PC8	-	-	TIM3_CH3	-	-	-	-	-	USART6_ CK	-	-	-	SDIO_ D0	-	-	EVENT OUT
PC9	MCO_2	-	TIM3_CH4	-	I2C3_SDA	I2S2_CKIN	-	-		-	-	-	SDIO_ D1	-	-	EVENT OUT
PC10	-	-	-	-	-	-	SPI3_SCK/I2 S3_CK	-	-	-	-	-	SDIO_ D2	-	-	EVENT OUT
PC11	-	-	-	-	-	I2S3ext_SD	SPI3_MISO	-	-	-	-	-	SDIO_ D3	-	-	EVENT OUT
PC12	-	-	-	-	-	-	SPI3_MOSI/I 2S3_SD	-	-	-	-	-	SDIO_ CK	-	-	EVENT OUT
PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

\_ . . . . .

DocID026289 Rev 6

5

49/149

### 6.1.7 Current consumption measurement



#### Figure 18. Current consumption measurement scheme

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}, V_{DD}$ and $V_{BAT})^{(1)}$	-0.3	4.0	
	Input voltage on FT and TC pins <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0	V
V <sub>IN</sub>	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
	Input voltage for BOOT0	$V_{SS}$	9.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins	-	50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)		n 6.3.14: naximum ectrical	

#### Table 11. Voltage characteristics

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum value must always be respected. Refer to *Table 12* for the values of the maximum allowed injected current.



						DD			
			fuerre			IVIa	ax		Unit
Symbol Paramet	Parameter	Conditions	'HCLK (MHz)	Тур	T <sub>A</sub> = 25 °C	Т <sub>А</sub> = 85 °С	Т <sub>А</sub> = 105 °С	T <sub>A</sub> = 125 °C	
			100	21.7	23.3	23.9	24.3	25.3	
		External clock,	84	17.5	19.2 <sup>(5)</sup>	19.4	19.5	20.5	
		PLL ON <sup>(2)</sup> , all peripherals	64	12.2	13.2	13.5	14.0	14.9	
	Supply	enabled <sup>(3)(4)</sup>	50	9.6	10.4	10.7	11.2	12.1	
			20	4.5	5.0	5.3	5.9	6.8	mΔ
		HSI, PLL OFF, all peripherals enabled <sup>(3)</sup>	16	3.0	3.3	3.6	4.3	5.2	
1			1	0.5	0.7	1.0	1.7	2.6	
'DD	Run mode	External clock,	100	13.0	14.6 <sup>(5)</sup>	14.6	14.9	16.0	
			84	10.5	11.9 <sup>(5)</sup>	12.1	12.2	13.2	
		PLL OFF <sup>(2)</sup> , all peripherals	64	7.4	8.4 <sup>(5)</sup>	8.8	8.9	9.9	
		disabled <sup>(3)</sup>	50	5.9	6.6	6.8	7.3	8.2	
			20	2.8	3.3	3.5	4.2	5.1	
		HSI, PLL OFF, all	16	1.9	2.1	2.4	3.1	4.0	
		peripherais disabled <sup>(3)</sup>	1	0.4	0.5	0.9	1.6	2.5	

Table 21	. Typical and maximum current consumption, code with data processing (ART	Г
	accelerator disabled) running from SRAM - V <sub>DD</sub> = 3.6 V	

1. Guaranteed by characterization results.

2. Refer to Table 41 and RM0383 for the possible PLL VCO setting

3. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.

4. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

5. Guaranteed by test in production.



(		or enabled with prefett	, iii) i uiiii		1451111	eniory -	VDD - V	5.0 V	-	
			£			Ma	x <sup>(1)</sup>			
Symbol	Parameter	Conditions	'HCLK (MHz)	Тур	T <sub>A</sub> = 25 °C	$ \begin{array}{c c} \mathbf{T}_{\mathbf{A}} = & \mathbf{T}_{\mathbf{A}} = & \mathbf{T}_{\mathbf{A}} = \\ \mathbf{C} & 85 \ ^{\circ}\mathbf{C} & 105 \ ^{\circ}\mathbf{C} & 125 \ ^{\circ}\mathbf{C} \end{array} $		T <sub>A</sub> = 125 °C	Unit	
			100	31.7	33.6	34.5	35.5	37.0		
		External clock, PLL	84	26.9	28.6	29.4	30.3	31.6		
		ON <sup>(2)</sup> , all peripherals enabled <sup>(3)(4)</sup>	64	19.6	20.9	21.5	22.3	23.5		
	Supply current in <b>Run mode</b>		50	15.6	16.7	17.2	18.0	19.1		
			20	7.6	8.4	8.8	9.5	10.6		
		HSI, PLL OFF <sup>(2)</sup> , all peripherals enabled <sup>(3)</sup>	16	5.1	5.6	6.1	6.8	7.9		
			1	1.0	1.3	1.7	2.3	3.4	m۸	
'DD		(1)	100	22.5	24.2	24.9	26.0	27.3	ШA	
			84	19.5	21.1 <sup>(5)</sup>	21.8	22.8	24.1		
		External clock, PLL ON <sup>(2)</sup> all peripherals disabled <sup>(3)</sup>	64	14.5	15.7	16.3	17.1	18.3		
			50	11.7	12.7	13.2	14.0	15.1		
			20	5.6	6.4	6.8	7.4	8.5		
		HSI, PLL OFF <sup>(2)</sup> , all	16	4.0	4.5	4.9	5.6	6.7		
		peripherals disabled <sup>(3)</sup>	1	0.9	1.2	1.6	2.2	3.3		

# Table 25. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled with prefetch) running from Flash memory - $V_{DD}$ = 3.6 V

1. Guaranteed by characterization results.

2. Refer to Table 41 and RM0383 for the possible PLL VCO setting

3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

4. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

5. Guaranteed by test in production.





Figure 22. High-speed external clock source AC timing diagram

#### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the Table 53. However, the recommended clock input waveform is shown in Figure 23.

The characteristics given in Table 36 result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 14.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	
t <sub>w(LSEH)</sub> t <sub>w(LSEL)</sub>	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ne
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	115
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle	-	30	-	70	%
١	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μA

Table 36. Low-speed external user clock characteristics

1. Guaranteed by design.





Figure 25. Typical application with a 32.768 kHz crystal

#### 6.3.9 Internal clock source characteristics

The parameters given in Table 39 and Table 40 are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in Table 14.

### High-speed internal (HSI) RC oscillator

Symbol	Parameter		Min	Тур	Max	Unit	
f <sub>HSI</sub>	Frequency			-	16	-	MHz
ACC <sub>HSI</sub>		User-trimm register <sup>(2)</sup>	ed with the RCC_CR	-	-	1	%
	Accuracy of the HSI	Factory- calibrated	$T_A = -40$ to 125 °C <sup>(3)</sup>	- 8	-	5.5	
	oscillator		$T_A = -40$ to 105 °C <sup>(3)</sup>	- 8	-	4.5	%
			$T_A = -10 \text{ to } 85 \ ^{\circ}C^{(3)}$	- 4	-	4	%
			$T_A = 25 \ ^{\circ}C^{(4)}$	- 1	-	1	%
t <sub>su(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time			-	2.2	4	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption			-	60	80	μA

Table 39. HSI oscillator characteristics (1)

1.  $V_{DD}$  = 3.3 V, T<sub>A</sub> = - 40 to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

4. Factory calibrated non-soldered parts.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
I <sub>DD(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDD	VCO freq = 100 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	m۸
I <sub>DDA(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDDA	VCO freq = 100 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	

#### Table 41. Main PLL characteristics (continued)

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

2. Guaranteed by design.

3. The use of two PLLs in parallel could degraded the Jitter up to +30%.

4. Guaranteed by characterization results.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>PLLI2S_IN</sub>	PLLI2S input clock <sup>(1)</sup>	-		0.95 <sup>(2)</sup>	1	2.10	
f <sub>PLLI2S_OUT</sub>	PLLI2S multiplier output clock	-		-	-	216	MHz
f <sub>VCO_OUT</sub>	PLLI2S VCO output	-		100	-	432	
+	DLLI2S look time	VCO freq = 100 MHz		75	-	200	
LOCK		VCO freq = 432 MHz		100	-	300	μs
Jitter <sup>(3)</sup>		Cycle to cycle at	RMS	-	90	-	
	Maatar I2S alaak jittar	12.288 MHz on 48 kHz period, N=432, R=5	peak to peak	-	±280	-	
		Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples		-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	
I <sub>DD(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on $V_{DD}$	VCO freq = 100 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on $V_{DDA}$	VCO freq = 100 MHz VCO freq = 432 MHz	2	0.30 0.55	-	0.40 0.85	

#### Table 42. PLLI2S (audio PLL) characteristics

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.

4. Guaranteed by characterization results.



Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit			
V <sub>prog</sub>	Programming voltage		2.7	-	3.6	V			
V <sub>PP</sub>	V <sub>PP</sub> voltage range		7	-	9	V			
I <sub>PP</sub>	Minimum current sunk on the $V_{\rm PP}$ pin		10	-	-	mA			
t <sub>VPP</sub> <sup>(3)</sup>	Cumulative time during which $V_{PP}$ is applied		-	-	1	hour			

Table 46. Flash memory programming with V<sub>PP</sub> voltage (continued)

1. Guaranteed by design.

2. The maximum programming time is measured after 100K erase operations.

3.  $V_{PP}$  should only be connected during programming/erasing.

Symbol	Paramotor	Conditions	Value	Unit	
Symbol	Falameter	Conditions	Min <sup>(1)</sup>	Unit	
N <sub>END</sub>	Endurance	$T_A = -40 \text{ to } + 85 \text{ °C} \text{ (temp. range 6)}$ $T_A = -40 \text{ to } + 105 \text{ °C} \text{ (temp. range 7)}$ $T_A = -40 \text{ to } + 125 \text{ °C} \text{ (temp. range 3)}$	10	kcycles	
t <sub>RET</sub>		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30		
	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years	
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 125 °C	3		
		10 kcycle <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20		

Table 47. Flash memo	y endurance and o	data retention

1. Guaranteed by characterization results.

2. Cycling performed over the whole temperature range.

### 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 49*. They are based on the EMS levels and classes defined in application note AN1709.



### I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in *Table 61* for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Symbol	Parameter	Conditions	Min	Мах	Unit	
f <sub>MCK</sub>	I2S Main clock output	-	256x8K	256xFs <sup>(2)</sup>	MHz	
f <sub>CK</sub>	128 clock froguency	Master data: 32 bits	-	64xFs	N 41 1-	
	125 Clock frequency	Slave data: 32 bits	-	64xFs		
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver	30	70	%	
t <sub>v(WS)</sub>	WS valid time	Master mode	0	7		
t <sub>h(WS)</sub>	WS hold time	Master mode	1.5	-		
t <sub>su(WS)</sub>	WS setup time	Slave mode	1.5	-		
t <sub>h(WS)</sub>	WS hold time	Slave mode	3	-		
t <sub>su(SD_MR)</sub>	Data input sotup timo	Master receiver	1	-		
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	2.5	-	ns	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	7	-		
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	2.5	-		
t <sub>v(SD_ST)</sub>	Data output valid timo	Slave transmitter (after enable edge)	-	20		
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	6	1	
t <sub>h(SD_ST)</sub>		Slave transmitter (after enable edge)	8	-		
t <sub>h(SD_MT)</sub>		Master transmitter (after enable edge)	2	-		

Table 61	. I <sup>2</sup> S (	dynamic	characteristics <sup>(1)</sup>
----------	----------------------	---------	--------------------------------

1. Guaranteed by characterization results.

2. The maximum value of 256xFs is 50 MHz (APB1 maximum frequency).

Note: Refer to the I2S section of RM0383 reference manual for more details on the sampling frequency ( $F_{S}$ ).

 $f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision.  $D_{CK}$  depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD).  $F_S$  maximum value is supported for each mode/condition.



#### **Electrical characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t. (2)	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs	
"Iat"	latency		-	-	3 <sup>(5)</sup>	1/f <sub>ADC</sub>	
t <sub>1-1</sub> (2)	Regular trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs	
Jatr	latency		-	-	2 <sup>(5)</sup>	1/f <sub>ADC</sub>	
$t_{0}^{(2)}$	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs	
LS.			3	-	480	1/f <sub>ADC</sub>	
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time		-	2	3	μs	
		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.50	-	16.40	μs	
		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	$ 0.100$ - $3^{(5)}$ - $0.067$ - $2^{(5)}$ - $16$ - $480$ 2 $3$ - $16.40$ - $16.40$ - $16.27$ - $16.27$ - $16.20$ n for successive       -         - $2$ - $2$ - $2$ - $6$ $300$ $500$ 1.6 $1.8$	μs		
t <sub>CONV</sub> <sup>(2)</sup>	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs	
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.30	-	16.20	μs	
		9 to 492 (t <sub>S</sub> for sampling +n-bit resolution for successive approximation)					
		12-bit resolution Single ADC	-	-	2	Msps	
f <sub>S</sub> <sup>(2)</sup>	Sampling rate ( $f_{ADC}$ = 30 MHz, and	12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps	
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps	
I <sub>VREF+</sub> <sup>(2)</sup>	ADC V <sub>REF</sub> DC current consumption in conversion mode		-	300	500	μA	
I <sub>VDDA</sub> <sup>(2)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode		-	1.6	1.8	mA	

#### Table 65. ADC characteristics (continued)

1. V<sub>DDA</sub> minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).

2. Guaranteed by characterization results.

3.  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .

4.  $R_{ADC}$  maximum value is given for V<sub>DD</sub>=1.7 V, and minimum value for V<sub>DD</sub>=3.3 V.

5. For external triggers, a delay of  $1/f_{PCLK2}$  must be added to the latency specified in *Table 65*.



DocID026289 Rev 6



# Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitchquad flat package mechanical data (continued)

Symbol		millimeters		inches <sup>(1)</sup>			inches <sup>(1)</sup>	
	Min.	Тур.	Max.	Min.	Тур.	Max.		
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
Т	-	0.152	-	-	0.0060	-		
b	0.200	0.250	0.300	0.0079	0.0098	0.0118		
е	-	0.500	-	-	0.0197	-		
ddd	-	-	0.080	-	-	0.0031		

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are in millimeters.



# **B.3** Batch Acquisition Mode (BAM) example

Data is transferred through the DMA from interfaces into the internal SRAM while the rest of the MCU is set in low power mode.

- Code execution from RAM before switching off the Flash.
- Flash is set in power down and flash interface (ART<sup>™</sup> accelerator) clock is stopped.
- The clocks are enabled only for the required interfaces.
- MCU core is set in sleep mode (core clock stopped waiting for interrupt).
- Only the needed DMA channels are enabled and running.



### Figure 65. Batch Acquisition Mode (BAM) example

