




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | PIC                                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                               |
| Speed                      | 20MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, SPI                                                                                                                                               |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                               |
| Number of I/O              | 11                                                                                                                                                                  |
| Program Memory Size        | 3.5KB (2K x 14)                                                                                                                                                     |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 128 x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V                                                                                                                                                         |
| Data Converters            | A/D 8x10b                                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 14-TSSOP (0.173", 4.40mm Width)                                                                                                                                     |
| Supplier Device Package    | 14-TSSOP                                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16f1503t-i-st">https://www.e-xfl.com/product-detail/microchip-technology/pic16f1503t-i-st</a> |

**TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS**

| Name       | Bit 7                     | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Register on Page |
|------------|---------------------------|--------|--------|--------|--------|---------|--------|--------|------------------|
| INTCON     | GIE                       | PEIE   | TMR0IE | INTE   | IOCIE  | TMR0IF  | INTF   | IOCIF  | 64               |
| OPTION_REG | $\overline{\text{WPUEN}}$ | INTEDG | TMR0CS | TMR0SE | PSA    | PS<2:0> |        |        | 139              |
| PIE1       | TMR1GIE                   | ADIE   | —      | —      | SSP1IE | —       | TMR2IE | TMR1IE | 65               |
| PIE2       | —                         | C2IE   | C1IE   | —      | BCL1IE | NCO1IE  | —      | —      | 66               |
| PIE3       | —                         | —      | —      | —      | —      | —       | CLC2IE | CLC1IE | 67               |
| PIR1       | TMR1GIF                   | ADIF   | —      | —      | SSP1IF | —       | TMR2IF | TMR1IF | 68               |
| PIR2       | —                         | C2IF   | C1IF   | —      | BCL1IF | NCO1IF  | —      | —      | 69               |
| PIR3       | —                         | —      | —      | —      | —      | —       | CLC2IF | CLC1IF | 70               |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

## 15.2 ADC Operation

### 15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

**Note:** The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to **Section 15.2.6 “ADC Conversion Procedure”**.

### 15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

### 15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

**Note:** A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

### 15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

### 15.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Table 15-2 for auto-conversion sources.

**TABLE 15-2: AUTO-CONVERSION SOURCES**

| Source Peripheral | Signal Name |
|-------------------|-------------|
| Timer0            | T0_overflow |
| Timer1            | T1_overflow |
| Timer2            | T2_match    |
| Comparator C1     | C1OUT_sync  |
| Comparator C2     | C2OUT_sync  |
| CLC1              | LC1_out     |
| CLC2              | LC2_out     |

# PIC16(L)F1503

## 17.8 Register Definitions: Comparator Control

REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

|         |       |         |         |     |         |         |         |
|---------|-------|---------|---------|-----|---------|---------|---------|
| R/W-0/0 | R-0/0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-1/1 | R/W-0/0 | R/W-0/0 |
| CxON    | CxOUT | CxOE    | CxPOL   | —   | CxSP    | CxHYS   | CxSYNC  |
| bit 7   |       |         |         |     |         |         | bit 0   |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

- bit 7      **CxON:** Comparator Enable bit  
1 = Comparator is enabled  
0 = Comparator is disabled and consumes no active power
- bit 6      **CxOUT:** Comparator Output bit  
If CxPOL = 1 (inverted polarity):  
1 = CxVP < CxVN  
0 = CxVP > CxVN  
If CxPOL = 0 (non-inverted polarity):  
1 = CxVP > CxVN  
0 = CxVP < CxVN
- bit 5      **CxOE:** Comparator Output Enable bit  
1 = CxOUT is present on the CxOUT pin. Requires that the associated TRIS bit be cleared to actually drive the pin. Not affected by CxON.  
0 = CxOUT is internal only
- bit 4      **CxPOL:** Comparator Output Polarity Select bit  
1 = Comparator output is inverted  
0 = Comparator output is not inverted
- bit 3      **Unimplemented:** Read as '0'
- bit 2      **CxSP:** Comparator Speed/Power Select bit  
1 = Comparator mode in normal power, higher speed  
0 = Comparator mode in low-power, low-speed
- bit 1      **CxHYS:** Comparator Hysteresis Enable bit  
1 = Comparator hysteresis enabled  
0 = Comparator hysteresis disabled
- bit 0      **CxSYNC:** Comparator Output Synchronous Mode bit  
1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source. Output updated on the falling edge of Timer1 clock source.  
0 = Comparator output to Timer1 and I/O pin is asynchronous

# PIC16(L)F1503

**TABLE 19-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1**

| Name   | Bit 7                                                                    | Bit 6  | Bit 5       | Bit 4  | Bit 3            | Bit 2  | Bit 1      | Bit 0   | Register on Page |
|--------|--------------------------------------------------------------------------|--------|-------------|--------|------------------|--------|------------|---------|------------------|
| ANSELA | —                                                                        | —      | —           | ANSA4  | —                | ANSA2  | ANSA1      | ANSA0   | 99               |
| APFCON | —                                                                        | —      | SDOSEL      | SSSEL  | T1GSEL           | —      | CLC1SEL    | NCO1SEL | 96               |
| INTCON | GIE                                                                      | PEIE   | TMR0IE      | INTE   | IOCIE            | TMR0IF | INTF       | IOCIF   | 64               |
| PIE1   | TMR1GIE                                                                  | ADIE   | —           | —      | SSP1IE           | —      | TMR2IE     | TMR1IE  | 65               |
| PIR1   | TMR1GIF                                                                  | ADIF   | —           | —      | SSP1IF           | —      | TMR2IF     | TMR1IF  | 68               |
| TMR1H  | Holding Register for the Most Significant Byte of the 16-bit TMR1 Count  |        |             |        |                  |        |            |         | 144*             |
| TMR1L  | Holding Register for the Least Significant Byte of the 16-bit TMR1 Count |        |             |        |                  |        |            |         | 144*             |
| TRISA  | —                                                                        | —      | TRISA5      | TRISA4 | — <sup>(1)</sup> | TRISA2 | TRISA1     | TRISA0  | 98               |
| T1CON  | TMR1CS<1:0>                                                              |        | T1CKPS<1:0> |        | —                | T1SYNC | —          | TMR1ON  | 148              |
| T1GCON | TMR1GE                                                                   | T1GPOL | T1GTM       | T1GSPM | T1GGO/<br>DONE   | T1GVAL | T1GSS<1:0> |         | 149              |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

**Note 1:** Unimplemented, read as '1'.

# PIC16(L)F1503

## 20.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock ( $F_{osc}/4$ ).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits,  $T2CKPS<1:0>$  of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 20.2 “Timer2 Interrupt”).

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

**Note:** TMR2 is not cleared when T2CON is written.

## 20.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (T2\_match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits,  $T2OUTPS<3:0>$ , of the T2CON register.


## 20.3 Timer2 Output

The output of TMR2 is T2\_match. T2\_match is available to the following peripherals:

- Configurable Logic Cell (CLC)
- Master Synchronous Serial Port (MSSP)
- Numerically Controlled Oscillator (NCO)
- Pulse Width Modulator (PWM)

The T2\_match signal is synchronous with the system clock. Figure 20-3 shows two examples of the timing of the T2\_match signal relative to  $F_{osc}$  and prescale value,  $T2CKPS<1:0>$ . The upper diagram illustrates 1:1 prescale timing and the lower diagram, 1:X prescale timing.

**FIGURE 20-3: T2\_MATCH TIMING DIAGRAM**



## 20.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

## 20.5 Register Definitions: Timer2 Control

**REGISTER 20-1: T2CON: TIMER2 CONTROL REGISTER**

| U-0   | R/W-0/0      | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0     | R/W-0/0 |
|-------|--------------|---------|---------|---------|---------|-------------|---------|
| —     | T2OUTPS<3:0> |         |         |         | TMR2ON  | T2CKPS<1:0> |         |
| bit 7 |              |         |         |         |         |             | bit 0   |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7 **Unimplemented:** Read as '0'

bit 6-3 **T2OUTPS<3:0>:** Timer2 Output Postscaler Select bits

0000 = 1:1 Postscaler

0001 = 1:2 Postscaler

0010 = 1:3 Postscaler

0011 = 1:4 Postscaler

0100 = 1:5 Postscaler

0101 = 1:6 Postscaler

0110 = 1:7 Postscaler

0111 = 1:8 Postscaler

1000 = 1:9 Postscaler

1001 = 1:10 Postscaler

1010 = 1:11 Postscaler

1011 = 1:12 Postscaler

1100 = 1:13 Postscaler

1101 = 1:14 Postscaler

1110 = 1:15 Postscaler

1111 = 1:16 Postscaler

bit 2 **TMR2ON:** Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1-0 **T2CKPS<1:0>:** Timer2 Clock Prescale Select bits

00 = Prescaler is 1

01 = Prescaler is 4

10 = Prescaler is 16

11 = Prescaler is 64

**TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2**

| Name   | Bit 7                                     | Bit 6        | Bit 5  | Bit 4 | Bit 3  | Bit 2  | Bit 1       | Bit 0  | Register on Page |
|--------|-------------------------------------------|--------------|--------|-------|--------|--------|-------------|--------|------------------|
| INTCON | GIE                                       | PEIE         | TMR0IE | INTE  | IOCFIE | TMR0IF | INTF        | IOCF   | 64               |
| PIE1   | TMR1GIE                                   | ADIE         | —      | —     | SSP1IE | —      | TMR2IE      | TMR1IE | 65               |
| PIR1   | TMR1GIF                                   | ADIF         | —      | —     | SSP1IF | —      | TMR2IF      | TMR1IF | 65               |
| PR2    | Timer2 Module Period Register             |              |        |       |        |        |             |        | 151*             |
| T2CON  | —                                         | T2OUTPS<3:0> |        |       |        | TMR2ON | T2CKPS<1:0> |        | 153              |
| TMR2   | Holding Register for the 8-bit TMR2 Count |              |        |       |        |        |             |        | 151*             |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

\* Page provides register information.

FIGURE 21-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 21-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)





## 21.4.5 START CONDITION

The I<sup>2</sup>C specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 21-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I<sup>2</sup>C Specification that states no bus collision can occur on a Start.

## 21.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low-to-high state while the SCLx line is high.

**Note:** At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

## 21.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 21-13 shows the wave form for a Restart condition.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/W clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/W clear, or high address match fails.


## 21.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

**FIGURE 21-12: I<sup>2</sup>C START AND STOP CONDITIONS**



**FIGURE 21-13: I<sup>2</sup>C RESTART CONDITION**



## REGISTER 21-5: SSPxMSK: SSP MASK REGISTER

|          |         |         |         |         |         |         |         |
|----------|---------|---------|---------|---------|---------|---------|---------|
| R/W-1/1  | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
| MSK<7:0> |         |         |         |         |         |         |         |
| bit 7    |         |         |         | bit 0   |         |         |         |

### Legend:

|                      |                      |                                                       |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |                                                       |

- bit 7-1 **MSK<7:1>**: Mask bits  
 1 = The received address bit n is compared to SSPxADD<n> to detect I<sup>2</sup>C address match  
 0 = The received address bit n is not used to detect I<sup>2</sup>C address match
- bit 0 **MSK<0>**: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address  
 I<sup>2</sup>C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):  
 1 = The received address bit 0 is compared to SSPxADD<0> to detect I<sup>2</sup>C address match  
 0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match  
 I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

## REGISTER 21-6: SSPxADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

|          |         |         |         |         |         |         |         |
|----------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0  | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| ADD<7:0> |         |         |         |         |         |         |         |
| bit 7    |         |         |         | bit 0   |         |         |         |

### Legend:

|                      |                      |                                                       |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |                                                       |

### Master mode:

- bit 7-0 **ADD<7:0>**: Baud Rate Clock Divider bits  
 $SCLx \text{ pin clock period} = ((ADD<7:0> + 1) * 4) / F_{osc}$

### 10-Bit Slave mode – Most Significant Address Byte:

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a “don't care”. Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 **ADD<2:1>**: Two Most Significant bits of 10-bit address
- bit 0 **Not used:** Unused in this mode. Bit state is a “don't care”.

### 10-Bit Slave mode – Least Significant Address Byte:

- bit 7-0 **ADD<7:0>**: Eight Least Significant bits of 10-bit address

### 7-Bit Slave mode:

- bit 7-1 **ADD<7:1>**: 7-bit address
- bit 0 **Not used:** Unused in this mode. Bit state is a “don't care”.

# PIC16(L)F1503

---

## REGISTER 23-9: CLCDATA: CLC DATA OUTPUT

|       |     |     |     |     |     |         |         |
|-------|-----|-----|-----|-----|-----|---------|---------|
| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R-0     | R-0     |
| —     | —   | —   | —   | —   | —   | MLC2OUT | MLC1OUT |
| bit 7 |     |     |     |     |     | bit 0   |         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-2      Unimplemented: Read as '0'

bit 1      MLC2OUT: Mirror copy of LC2OUT bit

bit 0      MLC1OUT: Mirror copy of LC1OUT bit

# PIC16(L)F1503

**REGISTER 24-6: NCOxINCL: NCOx INCREMENT REGISTER – LOW BYTE<sup>(1)</sup>**

|              |         |         |         |         |         |         |         |
|--------------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0      | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-1/1 |
| NCOxINC<7:0> |         |         |         |         |         |         |         |
| bit 7        |         |         |         |         |         |         | bit 0   |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
u = Bit is unchanged                  x = Bit is unknown                  -n/n = Value at POR and BOR/Value at all other Resets  
'1' = Bit is set                          '0' = Bit is cleared

bit 7-0                  **NCOxINC<7:0>**: NCOx Increment, Low Byte

**Note 1:** Write the NCOxINCH register first, then the NCOxINCL register. See 24.1.4 “Increment Registers” for more information.

**REGISTER 24-7: NCOxINCH: NCOx INCREMENT REGISTER – HIGH BYTE<sup>(1)</sup>**

|               |         |         |         |         |         |         |         |
|---------------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0       | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| NCOxINC<15:8> |         |         |         |         |         |         |         |
| bit 7         |         |         |         |         |         |         | bit 0   |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
u = Bit is unchanged                  x = Bit is unknown                  -n/n = Value at POR and BOR/Value at all other Resets  
'1' = Bit is set                          '0' = Bit is cleared

bit 7-0                  **NCOxINC<15:8>**: NCOx Increment, High Byte

**Note 1:** Write the NCOxINCH register first, then the NCOxINCL register. See 24.1.4 “Increment Registers” for more information.


**TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH NCOx**

| Name      | Bit 7         | Bit 6 | Bit 5  | Bit 4  | Bit 3            | Bit 2  | Bit 1      | Bit 0   | Register on Page |
|-----------|---------------|-------|--------|--------|------------------|--------|------------|---------|------------------|
| APFCON    | —             | —     | SDOSEL | SSSEL  | T1GSEL           | —      | CLC1SEL    | NCO1SEL | 96               |
| INTCON    | GIE           | PEIE  | TMR0IE | INTE   | IOCIE            | TMR0IF | INTF       | IOCIF   | 64               |
| NCO1ACCCH | NCO1ACC<15:8> |       |        |        |                  |        |            |         | 235              |
| NCO1ACCCL | NCO1ACC<7:0>  |       |        |        |                  |        |            |         | 235              |
| NCO1ACCU  | —             |       |        |        | NCO1ACC<19:16>   |        |            |         | 235              |
| NCO1CLK   | N1PWS<2:0>    |       |        | —      | —                | —      | N1CKS<1:0> |         | 234              |
| NCO1CON   | N1EN          | N1OE  | N1OUT  | N1POL  | —                | —      | —          | N1PFM   | 234              |
| NCO1INCH  | NCO1INC<15:8> |       |        |        |                  |        |            |         | 236              |
| NCO1INCL  | NCO1INC<7:0>  |       |        |        |                  |        |            |         | 236              |
| PIE2      | —             | C2IE  | C1IE   | —      | BCL1IE           | NCO1IE | —          | —       | 66               |
| PIR2      | —             | C2IF  | C1IF   | —      | BCL1IF           | NCO1IF | —          | —       | 69               |
| TRISA     | —             | —     | TRISA5 | TRISA4 | — <sup>(1)</sup> | TRISA2 | TRISA1     | TRISA0  | 98               |
| TRISC     | —             | —     | TRISC5 | TRISC4 | TRISC3           | TRISC2 | TRISC1     | TRISC0  | 102              |


**Legend:** x = unknown, u = unchanged, — = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for NCOx module.

**Note 1:** Unimplemented, read as '1'.

**FIGURE 25-3: DEAD-BAND OPERATION, CWGxDBR = 01H, CWGxDBF = 02H**



**FIGURE 25-4: DEAD-BAND OPERATION, CWGxDBR = 03H, CWGxDBF = 04H, SOURCE SHORTER THAN DEAD BAND**



# PIC16(L)F1503

**TABLE 28-4: I/O PORTS**

| Standard Operating Conditions (unless otherwise stated) |                  |                                                         |                            |      |                      |       |                                                                                                                                                    |
|---------------------------------------------------------|------------------|---------------------------------------------------------|----------------------------|------|----------------------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| Param. No.                                              | Sym.             | Characteristic                                          | Min.                       | Typ† | Max.                 | Units | Conditions                                                                                                                                         |
| D030<br>D030A<br>D031<br>D032                           | V <sub>IL</sub>  | <b>Input Low Voltage</b>                                |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | I/O PORT:                                               |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | with TTL buffer                                         | —                          | —    | 0.8                  | V     | 4.5V ≤ V <sub>DD</sub> ≤ 5.5V                                                                                                                      |
|                                                         |                  |                                                         | —                          | —    | 0.15 V <sub>DD</sub> | V     | 1.8V ≤ V <sub>DD</sub> ≤ 4.5V                                                                                                                      |
|                                                         |                  | with Schmitt Trigger buffer                             | —                          | —    | 0.2 V <sub>DD</sub>  | V     | 2.0V ≤ V <sub>DD</sub> ≤ 5.5V                                                                                                                      |
|                                                         |                  | with I <sup>2</sup> C™ levels                           | —                          | —    | 0.3 V <sub>DD</sub>  | V     |                                                                                                                                                    |
| D032                                                    |                  | with SMBus levels                                       | —                          | —    | 0.8                  | V     | 2.7V ≤ V <sub>DD</sub> ≤ 5.5V                                                                                                                      |
|                                                         |                  | MCLR                                                    | —                          | —    | 0.2 V <sub>DD</sub>  | V     |                                                                                                                                                    |
| D040<br>D040A<br>D041<br>D042                           | V <sub>IH</sub>  | <b>Input High Voltage</b>                               |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | I/O PORT:                                               |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | with TTL buffer                                         | 2.0                        | —    | —                    | V     | 4.5V ≤ V <sub>DD</sub> ≤ 5.5V                                                                                                                      |
|                                                         |                  |                                                         | 0.25 V <sub>DD</sub> + 0.8 | —    | —                    | V     | 1.8V ≤ V <sub>DD</sub> ≤ 4.5V                                                                                                                      |
|                                                         |                  | with Schmitt Trigger buffer                             | 0.8 V <sub>DD</sub>        | —    | —                    | V     | 2.0V ≤ V <sub>DD</sub> ≤ 5.5V                                                                                                                      |
|                                                         |                  | with I <sup>2</sup> C™ levels                           | 0.7 V <sub>DD</sub>        | —    | —                    | V     |                                                                                                                                                    |
| D042                                                    |                  | with SMBus levels                                       | 2.1                        | —    | —                    | V     | 2.7V ≤ V <sub>DD</sub> ≤ 5.5V                                                                                                                      |
|                                                         |                  | MCLR                                                    | 0.8 V <sub>DD</sub>        | —    | —                    | V     |                                                                                                                                                    |
| D060<br>D061                                            | I <sub>IL</sub>  | <b>Input Leakage Current<sup>(1)</sup></b>              |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | I/O Ports                                               | —                          | ± 5  | ± 125                | nA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance, 85°C                                                              |
|                                                         |                  |                                                         | —                          | ± 5  | ± 1000               | nA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance, 125°C                                                             |
|                                                         |                  | MCLR <sup>(2)</sup>                                     | —                          | ± 50 | ± 200                | nA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance, 85°C                                                              |
| D070*                                                   | I <sub>PUR</sub> | <b>Weak Pull-up Current</b>                             |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  |                                                         | 25                         | 100  | 200                  | μA    | V <sub>DD</sub> = 3.3V, V <sub>PIN</sub> = V <sub>SS</sub>                                                                                         |
|                                                         |                  |                                                         | 25                         | 140  | 300                  | μA    | V <sub>DD</sub> = 5.0V, V <sub>PIN</sub> = V <sub>SS</sub>                                                                                         |
| D080                                                    | V <sub>OL</sub>  | <b>Output Low Voltage</b>                               |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | I/O Ports                                               | —                          | —    | 0.6                  | V     | I <sub>OL</sub> = 8 mA, V <sub>DD</sub> = 5V<br>I <sub>OL</sub> = 6 mA, V <sub>DD</sub> = 3.3V<br>I <sub>OL</sub> = 1.8 mA, V <sub>DD</sub> = 1.8V |
| D090                                                    | V <sub>OH</sub>  | <b>Output High Voltage</b>                              |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | I/O Ports                                               | V <sub>DD</sub> - 0.7      | —    | —                    | V     | I <sub>OH</sub> = 3.5 mA, V <sub>DD</sub> = 5V<br>I <sub>OH</sub> = 3 mA, V <sub>DD</sub> = 3.3V<br>I <sub>OH</sub> = 1 mA, V <sub>DD</sub> = 1.8V |
| D101A*                                                  | C <sub>IO</sub>  | <b>Capacitive Loading Specifications on Output Pins</b> |                            |      |                      |       |                                                                                                                                                    |
|                                                         |                  | All I/O pins                                            | —                          | —    | 50                   | pF    |                                                                                                                                                    |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Negative current is defined as current sourced by the pin.

**Note 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**TABLE 28-5: MEMORY PROGRAMMING SPECIFICATIONS**

| Standard Operating Conditions (unless otherwise stated) |        |                                        |        |      |        |       |                                                                                     |
|---------------------------------------------------------|--------|----------------------------------------|--------|------|--------|-------|-------------------------------------------------------------------------------------|
| Param. No.                                              | Sym.   | Characteristic                         | Min.   | Typ† | Max.   | Units | Conditions                                                                          |
| <b>Program Memory Programming Specifications</b>        |        |                                        |        |      |        |       |                                                                                     |
| D110                                                    | VIHH   | Voltage on MCLR/VPP pin                | 8.0    | —    | 9.0    | V     | (Note 2)                                                                            |
| D112                                                    | VPBE   | VDD for Bulk Erase                     | 2.7    | —    | VDDMAX | V     |                                                                                     |
| D113                                                    | VPEW   | VDD for Write or Row Erase             | VDDMIN | —    | VDDMAX | V     |                                                                                     |
| D114                                                    | IPPPGM | Current on MCLR/VPP during Erase/Write | —      | 1.0  | —      | mA    |                                                                                     |
| D115                                                    | IDDPGM | Current on VDD during Erase/Write      | —      | 5.0  | —      | mA    |                                                                                     |
| <b>Program Flash Memory</b>                             |        |                                        |        |      |        |       |                                                                                     |
| D121                                                    | EP     | Cell Endurance                         | 10K    | —    | —      | E/W   | -40°C ≤ TA ≤ +85°C<br>(Note 1)<br><br>Provided no other specifications are violated |
| D122                                                    | VPRW   | VDD for Read/Write                     | VDDMIN | —    | VDDMAX | V     |                                                                                     |
| D123                                                    | TIW    | Self-timed Write Cycle Time            | —      | 2    | 2.5    | ms    |                                                                                     |
| D124                                                    | TRETD  | Characteristic Retention               | —      | 40   | —      | Year  |                                                                                     |
| D125                                                    | EHEFC  | High-Endurance Flash Cell              | 100K   | —    | —      | E/W   | 0°C ≤ TA ≤ +60°C, lower byte last 128 addresses                                     |

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Self-write and Block Erase.

**2:** Required only if single-supply programming is disabled.

**TABLE 28-6: THERMAL CONSIDERATIONS**


| Standard Operating Conditions (unless otherwise stated) |           |                                        |       |       |                                              |
|---------------------------------------------------------|-----------|----------------------------------------|-------|-------|----------------------------------------------|
| Operating temperature -40°C ≤ TA ≤ +125°C               |           |                                        |       |       |                                              |
| Param No.                                               | Sym.      | Characteristic                         | Typ.  | Units | Conditions                                   |
| TH01                                                    | θJA       | Thermal Resistance Junction to Ambient | 70    | °C/W  | 14-pin PDIP package                          |
|                                                         |           |                                        | 95.3  | °C/W  | 14-pin SOIC package                          |
|                                                         |           |                                        | 100   | °C/W  | 14-pin TSSOP package                         |
|                                                         |           |                                        | 55.3  | °C/W  | 16-pin QFN 3X3X0.9mm package                 |
|                                                         |           |                                        | 52.3  | °C/W  | 16-pin UQFN 3X3X0.5mm package                |
| TH02                                                    | θJC       | Thermal Resistance Junction to Case    | 32.75 | °C/W  | 14-pin PDIP package                          |
|                                                         |           |                                        | 31    | °C/W  | 14-pin SOIC package                          |
|                                                         |           |                                        | 24.4  | °C/W  | 14-pin TSSOP package                         |
|                                                         |           |                                        | 10    | °C/W  | 16-pin QFN 3X3X0.9mm package                 |
|                                                         |           |                                        | 11    | °C/W  | 16-pin UQFN 3X3X0.5mm package                |
| TH03                                                    | TJMAX     | Maximum Junction Temperature           | 150   | °C    |                                              |
| TH04                                                    | PD        | Power Dissipation                      | —     | W     | PD = PINTERNAL + PI/O                        |
| TH05                                                    | PINTERNAL | Internal Power Dissipation             | —     | W     | PINTERNAL = IDD × VDD <sup>(1)</sup>         |
| TH06                                                    | PI/O      | I/O Power Dissipation                  | —     | W     | PI/O = Σ (IOL × VOL) + Σ (IOH × (VDD - VOH)) |
| TH07                                                    | PDER      | Derated Power                          | —     | W     | PDER = PDMAX (TJ - TA)/θJA <sup>(2)</sup>    |

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

**2:** TA = Ambient Temperature.

**3:** TJ = Junction Temperature.

**FIGURE 28-18: I<sup>2</sup>C BUS START/STOP BITS TIMING**




**TABLE 28-18: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS**

| Standard Operating Conditions (unless otherwise stated) |         |                 |              |      |     |      |       |                                                       |
|---------------------------------------------------------|---------|-----------------|--------------|------|-----|------|-------|-------------------------------------------------------|
| Param. No.                                              | Symbol  | Characteristic  |              | Min. | Typ | Max. | Units | Conditions                                            |
| SP90*                                                   | TSU:STA | Start condition | 100 kHz mode | 4700 | —   | —    | ns    | Only relevant for Repeated Start condition            |
|                                                         |         | Setup time      | 400 kHz mode | 600  | —   | —    |       |                                                       |
| SP91*                                                   | THD:STA | Start condition | 100 kHz mode | 4000 | —   | —    | ns    | After this period, the first clock pulse is generated |
|                                                         |         | Hold time       | 400 kHz mode | 600  | —   | —    |       |                                                       |
| SP92*                                                   | TSU:STO | Stop condition  | 100 kHz mode | 4700 | —   | —    | ns    |                                                       |
|                                                         |         | Setup time      | 400 kHz mode | 600  | —   | —    |       |                                                       |
| SP93                                                    | THD:STO | Stop condition  | 100 kHz mode | 4000 | —   | —    | ns    |                                                       |
|                                                         |         | Hold time       | 400 kHz mode | 600  | —   | —    |       |                                                       |


\* These parameters are characterized but not tested.

**FIGURE 28-19: I<sup>2</sup>C BUS DATA TIMING**






**FIGURE 29-3:  $I_{DD}$ , EXTERNAL CLOCK (ECL), LOW-POWER MODE,  $F_{osc} = 500$  kHz, PIC16LF1503 ONLY**



**FIGURE 29-4:  $I_{DD}$ , EXTERNAL CLOCK (ECL), LOW-POWER MODE,  $F_{osc} = 500$  kHz, PIC16F1503 ONLY**



# PIC16(L)F1503

FIGURE 29-13:  $I_{DD}$ , LFINTOSC,  $F_{osc} = 31\text{ kHz}$ , PIC16LF1503 ONLY





FIGURE 29-14:  $I_{DD}$ , LFINTOSC,  $F_{osc} = 31\text{ kHz}$ , PIC16F1503 ONLY



# PIC16(L)F1503

FIGURE 29-17: I<sub>DD</sub> TYPICAL, HFINTOSC, PIC16LF1503 ONLY





FIGURE 29-18: I<sub>DD</sub> MAXIMUM, HFINTOSC, PIC16LF1503 ONLY



# PIC16(L)F1503

FIGURE 29-58: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16LF1503 ONLY





FIGURE 29-59: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16F1503 ONLY



## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO.</u>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | <u>[X]<sup>(1)</sup></u> | - | <u>X</u>          | <u>/XX</u> | <u>XXX</u> |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---|-------------------|------------|------------|
| Device                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Tape and Reel Option     |   | Temperature Range | Package    | Pattern    |
| <div> <div> <b>Device:</b> PIC16LF1503, PIC16F1503 </div> <div> <b>Tape and Reel Option:</b> <div> Blank = Standard packaging (tube or tray) T = Tape and Reel<sup>(1)</sup> </div> </div> <div> <b>Temperature Range:</b> <div> I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended) </div> </div> <div> <b>Package:</b> <div> MG = Micro Lead Frame (QFN) 3x3x0.9 MV = Ultra Thin Micro Lead Frame (UQFN) 3x3x0.5 P = Plastic DIP SL = SOIC ST = TSSOP </div> </div> <div> <b>Pattern:</b> QTP, SQTP, Code or Special Requirements (blank otherwise) </div> </div> |                          |   |                   |            |            |
| <b>Examples:</b> <ol style="list-style-type: none"> <li>PIC16LF1503T - I/SL<br/>Tape and Reel, Industrial temperature, SOIC package</li> <li>PIC16F1503 - I/P<br/>Industrial temperature PDIP package</li> <li>PIC16F1503 - E/MG 298<br/>Extended temperature, QFN package<br/>QTP pattern #298</li> </ol>                                                                                                                                                                                                                                                                     |                          |   |                   |            |            |
| <b>Note 1:</b> Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.<br><br><b>2:</b> For other small form-factor package availability and marking information, please visit <a href="http://www.microchip.com/packaging">www.microchip.com/packaging</a> or contact your local sales office.                                                                   |                          |   |                   |            |            |