



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LCD, LVD, POR, PWM, WDT  |
| Number of I/O              | 20  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 2K x 8  |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 4x8/10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-LQFP   |
| Supplier Device Package    | 32-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rbaafp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rbaafp-50</a> |

## 1.4 Pin Identification

|                 |   |                   |   |
|-----------------|---|-------------------|---|
| ANI0, ANI1,     |   | P130, P137:       | Port 13   |
| ANI16 to ANI23: | Analog Input                                | P140 to P147:     | Port 14   |
| AVREFM:         | Analog Reference<br>Voltage Minus           | PCLBUZ0, PCLBUZ1: | Programmable Clock<br>Output/Buzzer Output        |
| AVREFP:         | Analog Reference<br>Voltage Plus            | REGC:             | Regulator Capacitance                             |
| CAPH, CAPL:     | Capacitor for LCD                           | RESET:            | Reset   |
| COM0 to COM7,   |   | RTC1HZ:           | Real-time Clock Correction Clock<br>(1 Hz) Output |
| EVDD:           | Power Supply for Port                       | RxD0:             | Receive Data                                      |
| EVSS:           | Ground for Port                             | SCK00, SCK01:     | Serial Clock Input/Output                         |
| EXCLK:          | External Clock Input<br>(Main System Clock) | SCLA0:            | Serial Clock Input/Output                         |
| EXCLKS:         | External Clock Input<br>(Subsystem Clock)   | SDAA0:            | Serial Data Input/Output                          |
| INTP0 to INTP7: | Interrupt Request From<br>Peripheral        | SEG0 to SEG38:    | LCD Segment Output                                |
| KR0 to KR3:     | Key Return                                  | SI00, SI01:       | Serial Data Input                                 |
| P10 to P17:     | Port 1                                      | SO00, SO01:       | Serial Data Output                                |
| P20, P21:       | Port 2                                      | TI00 to TI07:     | Timer Input                                       |
| P30 to P32:     | Port 3                                      | TO00 to TO07:     | Timer Output                                      |
| P40 to P43:     | Port 4                                      | TOOL0:            | Data Input/Output for Tool                        |
| P50 to P54:     | Port 5                                      | TOOLRxD, TOOLTxD: | Data Input/Output for External Device             |
| P60, P61:       | Port 6                                      | TxD0:             | Transmit Data                                     |
| P70 to P74:     | Port 7                                      | VDD:              | Power Supply                                      |
| P120 to P127:   | Port 12                                     | VL1 to VL4:       | LCD Power Supply                                  |
|                 |   | VSS:              | Ground  |
|                 |   | X1, X2:           | Crystal Oscillator (Main System Clock)            |
|                 |   | XT1, XT2:         | Crystal Oscillator (Subsystem Clock)              |

## 2. ELECTRICAL SPECIFICATIONS (A, G: $T_A = -40$ to $+85^\circ\text{C}$ )

This chapter describes the electrical specifications for the products "A: Consumer applications ( $T_A = -40$  to  $+85^\circ\text{C}$ )" and "G: Industrial applications (with  $T_A = -40$  to  $+85^\circ\text{C}$ )".

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an  $\text{EV}_{\text{DD}}$ , or  $\text{EV}_{\text{SS}}$  pin, replace  $\text{EV}_{\text{DD}}$  with  $\text{V}_{\text{DD}}$ , or replace  $\text{EV}_{\text{SS}}$  with  $\text{V}_{\text{SS}}$ .

## 2.3 DC Characteristics

## 2.3.1 Pin characteristics

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

(1/5)

| Items                                  | Symbol           | Conditions   |                                  | MIN.                            | TYP. | MAX.                    | Unit |
|--|------------------|--|----------------------------------|---------------------------------|------|-------------------------|------|
| Output current, high <sup>Note 1</sup> | I <sub>OH1</sub> | Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 |                                  |                                 |      | -10.0 <sup>Note 2</sup> | mA   |
|  |                  | Total of P10 to P14, P40 to P43, P120, P130, P140 to P147<br>(When duty = 70% <sup>Note 3</sup> )              | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                 |      | -40.0                   | mA   |
|  |                  |  | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V |                                 |      | -8.0                    | mA   |
|  |                  |  | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V |                                 |      | -4.0                    | mA   |
|  |                  |  | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V |                                 |      | -2.0                    | mA   |
|  |                  | Total of P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127<br>(When duty = 70% <sup>Note 3</sup> )  | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                 |      | -60.0                   | mA   |
|  |                  |  | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V |                                 |      | -15.0                   | mA   |
|  |                  |  | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V |                                 |      | -8.0                    | mA   |
|  |                  |  | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V |                                 |      | -4.0                    | mA   |
|  |                  | Total of all pins<br>(When duty = 70% <sup>Note 3</sup> )  |                                  |                                 |      | -100.0                  | mA   |
|  | I <sub>OH2</sub> | P20, P21   | Per pin                          |                                 |      | -0.1                    | mA   |
|  |                  | Total of all pins  |                                  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V |      | -0.2                    | mA   |

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> and EV<sub>DD</sub> pins to an output pin.

2. Do not exceed the total current value.

3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I<sub>OH</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OH</sub> = -40.0 mA

$$\text{Total output current of pins} = (-40.0 \times 0.7)/(80 \times 0.01) \cong -35.0 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.





**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS</sub> = 0 V)

(4/5)

| Items                | Symbol           | Conditions   | MIN.   | TYP.                  | MAX. | Unit |
|----------------------|------------------|--|--|-----------------------|------|------|
| Output voltage, high | V <sub>OH1</sub> | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OH1</sub> = -10 mA  | E <sub>VDD</sub> -1.5 |      | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA | E <sub>VDD</sub> -0.7 |      | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OH1</sub> = -2.0 mA | E <sub>VDD</sub> -0.6 |      | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.5 mA | E <sub>VDD</sub> -0.5 |      | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.0 mA | E <sub>VDD</sub> -0.5 |      | V    |
|                      | V <sub>OH2</sub> | P20, P21   | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = -100 μA  | V <sub>DD</sub> -0.5  |      | V    |
| Output voltage, low  | V <sub>OL1</sub> | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20 mA   |                       | 1.3  | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA  |                       | 0.7  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL1</sub> = 3.0 mA  |                       | 0.6  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA  |                       | 0.4  | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.6 mA  |                       | 0.4  | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD</sub> < 5.5 V, I <sub>OL1</sub> = 0.3 mA  |                       | 0.4  | V    |
|                      | V <sub>OL2</sub> | P20, P21   | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 400 μA   |                       | 0.4  | V    |
|                      | V <sub>OL3</sub> | P60, P61   | 4.0 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA |                       | 2.0  | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA  |                       | 0.4  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL3</sub> = 3.0 mA  |                       | 0.4  | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD</sub> ≤ 5.5 V, I <sub>OL3</sub> = 2.0 mA  |                       | 0.4  | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD</sub> < 5.5 V, I <sub>OL3</sub> = 1.0 mA  |                       | 0.4  | V    |

**Caution** P10, P12, P15, P17 do not output high level in N-ch open-drain mode.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**TI/TO Timing****Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)  
(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter                                     | Symbol                                 | Conditions                       | HS (high-speed main) Mode        |      | LS (low-speed main) Mode     |      | LV (low-voltage main) Mode    |      | Unit |
|---|--|----------------------------------|----------------------------------|------|------------------------------|------|-------------------------------|------|------|
|   |  |                                  | MIN.                             | MAX. | MIN.                         | MAX. | MIN.                          | MAX. |      |
| SCKp cycle time                               | t <sub>KCY1</sub>                      | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 167<br>Note 1                    |      | 500<br>Note 1                |      | 1000<br>Note 1                |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 250<br>Note 1                    |      | 500<br>Note 1                |      | 1000<br>Note 1                |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      | 500<br>Note 1                |      | 1000<br>Note 1                |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      |                              |      | 1000<br>Note 1                |      | ns   |
| SCKp high-/low-level width                    | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V | t <sub>KCY1</sub> /2<br>– 12     |      | t <sub>KCY1</sub> /2<br>– 50 |      | t <sub>KCY1</sub> /2<br>– 50  |      | ns   |
|   |  | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V | t <sub>KCY1</sub> /2<br>– 18     |      | t <sub>KCY1</sub> /2<br>– 50 |      | t <sub>KCY1</sub> /2<br>– 50  |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V | t <sub>KCY1</sub> /2<br>– 38     |      | t <sub>KCY1</sub> /2<br>– 50 |      | t <sub>KCY1</sub> /2<br>– 50  |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      | t <sub>KCY1</sub> /2<br>– 50 |      | t <sub>KCY1</sub> /2<br>– 50  |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      |                              |      | t <sub>KCY1</sub> /2<br>– 100 |      | ns   |
| Slp setup time (to SCKp↑)<br>Note 2           | t <sub>SIK1</sub>                      | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 44                               |      | 110                          |      | 110                           |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 75                               |      | 110                          |      | 110                           |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      | 110                          |      | 110                           |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      |                              |      | 220                           |      | ns   |
| Slp hold time (from SCKp↑)<br>Note 3          | t <sub>SH1</sub>                       | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 19                               |      | 19                           |      | 19                            |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      | 19                           |      | 19                            |      |      |
|   |  | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                                  |      |                              |      | 19                            |      |      |
| Delay time from SCKp↓ to SOp output<br>Note 4 | t <sub>KSO1</sub>                      | C = 30 pF<br>Note 5              | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 25   |                              | 25   |                               | 25   | ns   |
|   |  |                                  | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V |      |                              | 25   |                               | 25   |      |
|   |  |                                  | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V |      |                              |      |                               | 25   |      |

**Notes** 1. For CSI00, set a cycle of 2/f<sub>MCK</sub> or longer. For CSI01, set a cycle of 4/f<sub>MCK</sub> or longer.

2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp setup time becomes “to SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

3. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp hold time becomes “from SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

4. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The delay time to SOp output becomes “from SCKp↑” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

5. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)




- Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),  
g: PIM and POM numbers (g = 1)
- 2.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPS<sub>m</sub>) and the CKS<sub>mn</sub> bit of serial mode register mn (SMR<sub>mn</sub>).  
m: Unit number, n: Channel number (mn = 00, 01))

**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)**  
(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter                                       | Symbol                                 | Conditions                       |                           | HS (high-speed main) Mode        |      | LS (low-speed main) Mode     |      | LV (low-voltage main) Mode     |      | Unit |
|---|--|----------------------------------|---------------------------|----------------------------------|------|------------------------------|------|--------------------------------|------|------|
|   |  |                                  |                           | MIN.                             | MAX. | MIN.                         | MAX. | MIN.                           | MAX. |      |
| SCKp cycle time <sup>Note 5</sup>               | t <sub>KCY2</sub>                      | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 20 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>               |      |                              |      |                                |      | ns   |
|   |  |                                  | f <sub>MCK</sub> ≤ 20 MHz | 6/f <sub>MCK</sub>               |      | 6/f <sub>MCK</sub>           |      | 6/f <sub>MCK</sub>             |      | ns   |
|   |  | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V | 16 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>               |      |                              |      |                                |      | ns   |
|   |  |                                  | f <sub>MCK</sub> ≤ 16 MHz | 6/f <sub>MCK</sub>               |      | 6/f <sub>MCK</sub>           |      | 6/f <sub>MCK</sub>             |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub><br>and<br>500 |      | 6/f <sub>MCK</sub>           |      | 6/f <sub>MCK</sub>             |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> < 2.4 V |                           |                                  |      | 6/f <sub>MCK</sub>           |      | 6/f <sub>MCK</sub>             |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V |                           |                                  |      |                              |      | 6/f <sub>MCK</sub>             |      | ns   |
| SCKp high-/low-level width                      | t <sub>KH2</sub> ,<br>t <sub>KL2</sub> | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2<br>– 7      |      | t <sub>KCY2</sub> /2<br>– 7  |      | t <sub>KCY2</sub> /2<br>– 7    |      | ns   |
|   |  | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V |                           | t <sub>KCY2</sub> /2<br>– 8      |      | t <sub>KCY2</sub> /2<br>– 8  |      | t <sub>KCY2</sub> /2<br>– 8    |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V |                           | t <sub>KCY2</sub> /2<br>– 18     |      | t <sub>KCY2</sub> /2<br>– 18 |      | t <sub>KCY2</sub> /2<br>– 18   |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> < 2.4 V |                           |                                  |      | t <sub>KCY2</sub> /2<br>– 18 |      | t <sub>KCY2</sub> /2<br>– 18   |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V |                           |                                  |      |                              |      | t <sub>KCY2</sub> /2<br>– 66   |      | ns   |
| Slp setup time<br>(to SCKp↑) <sup>Note 1</sup>  | t <sub>SIK2</sub>                      | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                           | 1/f <sub>MCK</sub><br>+ 20       |      | 1/f <sub>MCK</sub><br>+ 30   |      | 1/f <sub>MCK</sub><br>+ 30     |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V |                           | 1/f <sub>MCK</sub><br>+ 30       |      | 1/f <sub>MCK</sub><br>+ 30   |      | 1/f <sub>MCK</sub><br>+ 30     |      |      |
|   |  | 1.8 V ≤ EV <sub>DD</sub> < 2.4 V |                           |                                  |      | 1/f <sub>MCK</sub><br>+ 30   |      | 1/f <sub>MCK</sub><br>+ 30     |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V |                           |                                  |      |                              |      | 1/f <sub>MCK</sub><br>+ 40     |      | ns   |
| Slp hold time<br>(from SCKp↑) <sup>Note 2</sup> | t <sub>SI2</sub>                       | 2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V |                           | 1/f <sub>MCK</sub><br>+ 31       |      | 1/f <sub>MCK</sub><br>+ 31   |      | 1/f <sub>MCK</sub><br>+ 31     |      | ns   |
|   |  | 1.8 V ≤ EV <sub>DD</sub> < 2.4 V |                           |                                  |      | 1/f <sub>MCK</sub><br>+ 31   |      | 1/f <sub>MCK</sub><br>+ 31     |      | ns   |
|   |  | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V |                           |                                  |      |                              |      | 1/f <sub>MCK</sub><br>+<br>250 |      | ns   |


(Notes, Caution, and Remarks are listed on the next page.)




**CSI mode connection diagram (during communication at same potential)**
**CSI mode serial transfer timing (during communication at same potential)**  
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**  
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)


- Remarks**
1. p: CSI number (p = 00, 01)
  2. m: Unit number, n: Channel number (mn = 00, 01)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),  
g: PIM and POM number (g = 1)

(3) I<sup>2</sup>C fast mode plus(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter                                       | Symbol              | Conditions   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|---|---------------------|--|---------------------------|------|--------------------------|------|----------------------------|------|------|
|   |                     |  | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode plus:<br>f <sub>CLK</sub> ≥ 10 MHz<br>2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V | 0                         | 1000 | —                        | —    | —                          | —    | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Hold time when SCLA0 = "L"                      | t <sub>LOW</sub>    | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0.5                       |      | —                        | —    | —                          | —    | μs   |
| Hold time when SCLA0 = "H"                      | t <sub>HIGH</sub>   | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 50                        |      | —                        | —    | —                          | —    | μs   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0                         | 0.45 | —                        | —    | —                          | —    | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V   | 0.5                       |      | —                        | —    | —                          | —    | μs   |


**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing




## <R> 2.8 RAM Data Retention Characteristics

(T<sub>A</sub> = -40 to +85°C, V<sub>SS</sub> = 0 V)

| Parameter                     | Symbol            | Conditions | MIN.                 | TYP. | MAX. | Unit |
|-------------------------------|-------------------|------------|----------------------|------|------|------|
| Data retention supply voltage | V <sub>DDDR</sub> |            | 1.46 <sup>Note</sup> |      | 5.5  | V    |

<R> **Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



## 2.9 Flash Memory Programming Characteristics

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter   | Symbol            | Conditions                                     | MIN.    | TYP.      | MAX. | Unit  |
|---|-------------------|--|---------|-----------|------|-------|
| System clock frequency                            | f <sub>CLK</sub>  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                | 1       |           | 24   | MHz   |
| <R> Number of code flash rewrites<br>Note 1, 2, 3 | C <sub>enwr</sub> | Retained for 20 years<br>T <sub>A</sub> = 85°C | 1,000   |           |      | Times |
| <R> Number of data flash rewrites<br>Note 1, 2, 3 |                   | Retained for 1 year<br>T <sub>A</sub> = 25°C   |         | 1,000,000 |      |       |
| <R>   |                   | Retained for 5 years<br>T <sub>A</sub> = 85°C  | 100,000 |           |      |       |
| <R>   |                   | Retained for 20 years<br>T <sub>A</sub> = 85°C | 10,000  |           |      |       |

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

**2.** When using flash memory programmer and Renesas Electronics self programming library

**3.** This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

**Remark** When updating data multiple times, use the flash memory as one for updating data.

## 2.10 Dedicated Flash Memory Programmer Communication (UART)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter     | Symbol | Conditions                      | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------------|---------|------|-----------|------|
| Transfer rate |        | During flash memory programming | 115,200 |      | 1,000,000 | bps  |

## 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

(1/3)

| Parameter              | Symbols             | Conditions   | Ratings   | Unit |
|------------------------|---------------------|--|---|------|
| Supply voltage         | V <sub>DD</sub>     | V <sub>DD</sub> = EV <sub>DD</sub>   | -0.5 to +6.5  | V    |
|                        | EV <sub>DD</sub>    | V <sub>DD</sub> = EV <sub>DD</sub>   | -0.5 to +6.5  | V    |
|                        | EV <sub>SS</sub>    |  | -0.5 to +0.3  | V    |
| REGC pin input voltage | V <sub>I REGC</sub> | REGC   | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>                             | V    |
| Input voltage          | V <sub>I1</sub>     | P10 to P17, P30 to P32, P40 to P43,<br>P50 to P54, P70 to P74, P120, P125 to P127, P140<br>to P147                 | -0.3 to EV <sub>DD</sub> + 0.3<br>and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>           | V    |
|                        | V <sub>I2</sub>     | P60, P61 (N-ch open-drain)   | -0.3 to EV <sub>DD</sub> + 0.3<br>and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>           | V    |
|                        | V <sub>I3</sub>     | P20, P21, P121 to P124, P137, EXCLK, EXCLKS,<br>RESET  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>   | V    |
| Output voltage         | V <sub>O1</sub>     | P10 to P17, P30 to P32, P40 to P43, P50 to P54,<br>P60, P61, P70 to P74, P120, P125 to P127, P130,<br>P140 to P147 | -0.3 to EV <sub>DD</sub> + 0.3<br>and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>           | V    |
|                        | V <sub>O2</sub>     | P20, P21   | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>   | V    |
| Analog input voltage   | V <sub>AI1</sub>    | ANI16 to ANI23   | -0.3 to EV <sub>DD</sub> + 0.3<br>and -0.3 to AV <sub>REF</sub> (+) + 0.3 <sup>Notes 2, 3</sup> | V    |
|                        | V <sub>AI2</sub>    | ANI0, ANI1   | -0.3 to V <sub>DD</sub> + 0.3<br>and -0.3 to AV <sub>REF</sub> (+) + 0.3 <sup>Notes 2, 3</sup>  | V    |

**Notes 1.** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

**2.** Must be 6.5 V or lower.

**3.** Do not exceed AV<sub>REF</sub>(+) + 0.3 V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**2.** AV<sub>REF</sub>(+) : + side reference voltage of the A/D converter.

**3.** V<sub>SS</sub> : Reference voltage

## 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 oscillator characteristics

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ E<sub>VDD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS</sub> = 0 V)

| Parameter  | Resonator                               | Conditions                      | MIN. | TYP.   | MAX. | Unit |
|--|---|---------------------------------|------|--------|------|------|
| X1 clock oscillation frequency (f <sub>X</sub> ) <sup>Note</sup>   | Ceramic resonator/<br>crystal resonator | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V | 1.0  |        | 20.0 | MHz  |
|  |   | 2.4 V ≤ V <sub>DD</sub> < 2.7 V | 1.0  |        | 16.0 | MHz  |
| XT1 clock oscillation frequency (f <sub>XT</sub> ) <sup>Note</sup> | Crystal resonator                       |                                 | 32   | 32.768 | 35   | kHz  |

**Note** Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 3.2.2 On-chip oscillator characteristics

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ E<sub>VDD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS</sub> = 0 V)

| Oscillators   | Parameters      | Conditions    |                                 | MIN. | TYP. | MAX. | Unit |
|---|-----------------|---------------|---------------------------------|------|------|------|------|
| High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup> | f <sub>IH</sub> |               |                                 | 1    |      | 24   | MHz  |
| High-speed on-chip oscillator clock frequency accuracy              |                 | -20 to +85°C  | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | -1   |      | +1   | %    |
|   |                 | -40 to -20°C  | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | -1.5 |      | +1.5 | %    |
|   |                 | +85 to +105°C | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | -2.0 |      | +2.0 | %    |
| Low-speed on-chip oscillator clock frequency                        | f <sub>IL</sub> |               |                                 |      | 15   |      | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy               |                 |               |                                 | -15  |      | +15  | %    |

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

**2.** This indicates the oscillator characteristics only. Refer to **3.4 AC Characteristics** for instruction execution time.

**Notes** 1. Current flowing to V<sub>DD</sub>.


2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>RTC</sub>, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added. I<sub>DD2</sub> subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>IT</sub>, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode.
11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (I<sub>LCD1</sub>, I<sub>LCD2</sub> or I<sub>LCD3</sub>) to the supply current (I<sub>DD1</sub> or I<sub>DD2</sub>) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.  
The TYP. value and MAX. value are following conditions.
  - When f<sub>SUB</sub> is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
  - 4-Time-Slice, 1/3 Bias Method
12. Not including the current that flows through the external divider resistor when the external resistance division method is used.

**Remarks** 1. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
3. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency
4. Temperature condition of the TYP. value is T<sub>A</sub> = 25°C

### 3.5 Peripheral Functions Characteristics

#### AC Timing Test Points



#### 3.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter                       | Symbol | Conditions  | HS (high-speed main) Mode |                      | Unit |
|---------------------------------|--------|---|---------------------------|----------------------|------|
|                                 |        |   | MIN.                      | MAX.                 |      |
| Transfer rate <sup>Note 1</sup> |        |   |                           | f <sub>MCK</sub> /12 | bps  |
|                                 |        | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 2</sup> |                           | 2.0                  | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.


**2.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:

HS (high-speed main) mode: 24 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)


16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)

**Caution** Select the normal input buffer for the Rx<sub>Dq</sub> pin and the normal output mode for the Tx<sub>Dq</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0), g: PIM and POM number (g = 1)

**2.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



## (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(2/2)

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

| Parameter     | Symbol | Conditions   | HS (high-speed main) Mode   |                        | Unit |
|---------------|--------|--------------|---|------------------------|------|
|               |        |              | MIN.  | MAX.                   |      |
| Transfer rate |        | Transmission | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V   | <b>Note 1</b>          | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 1.4 kΩ, V <sub>b</sub> = 2.7 V | 2.0 <sup>Note 2</sup>  | Mbps |
|               |        |              | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V   | <b>Note 3</b>          | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ, V <sub>b</sub> = 2.3 V | 1.2 <sup>Note 4</sup>  | Mbps |
|               |        |              | 2.4 V ≤ EV <sub>DD</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V   | <b>Note 5</b>          | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V | 0.43 <sup>Note 6</sup> | Mbps |

**Notes** 1. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV<sub>DD</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

3. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.


Expression for calculating the transfer rate when 2.7 V ≤ EV<sub>DD</sub> < 4.0 V and 2.3 V ≤ V<sub>b</sub> ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.


**UART mode bit width (during communication at different potential) (reference)**

- Remarks 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[F]$ : Communication line (TxDq) load capacitance,  $V_b[V]$ : Communication line voltage
- 2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 1)
- 3.**  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

- Notes** 1. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ .  
 2. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 1$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 0$ .

**Caution** Select the TTL input buffer for the SIp pin and the N-ch open drain output ( $V_{DD}$  tolerance (32- to 52-pin products)/ $E_{VDD}$  tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

**CSI mode connection diagram (during communication at different potential)**



- Remarks** 1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  
 $C_b[\text{F}]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[\text{V}]$ : Communication line voltage  
 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),  
 g: PIM and POM number (g = 1)  
 3.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

|                         |                           |
|-------------------------|---------------------------|
| <b>Revision History</b> | <b>RL78/L12 Datasheet</b> |
|-------------------------|---------------------------|

| Rev. | Date         | Description                              |   |
|------|--------------|--|---|
|      |              | Page                                     | Summary   |
| 0.01 | Feb 20, 2012 | -  | First Edition issued  |
| 0.02 | Sep 26, 2012 | 7, 8                                     | Modification of caution 2 in 1.3.5 64-pin products  |
|      |              | 15                                       | Modification of I/O port in 1.6 Outline of Functions  |
|      |              | -  | Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)   |
|      |              | -  | Update of package drawings in 3. PACKAGE DRAWINGS   |
| 1.00 | Jan 31, 2013 | 11 to 15                                 | Modification of 1.5 Block Diagram   |
|      |              | 16                                       | Modification of Note 2 in 1.6 Outline of Functions  |
|      |              | 17                                       | Modification of 1.6 Outline of Functions  |
|      |              | -  | Deletion of target in 2. ELECTRICAL SPECIFICATIONS  |
|      |              | 18                                       | Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS   |
|      |              | 19                                       | Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings                       |
|      |              | 20                                       | Modification of description and addition of note to 2.1 Absolute Maximum Ratings                    |
|      |              | 22, 23                                   | Modification of 2.2 Oscillator Characteristics  |
|      |              | 30                                       | Modification of notes 1 to 4 in 2.3.2 Supply current characteristics                                |
|      |              | 32                                       | Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics                          |
|      |              | 34                                       | Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply current characteristics |
|      |              | 36                                       | Addition of description to 2.4 AC Characteristics   |
|      |              | 38, 40 to 42, 44 to 46, 48 to 52, 54, 55 | Modification of 2.5.1 Serial array unit   |
|      |              | 57, 58                                   | Modification of 2.5.2 Serial interface IICA   |
|      |              | 62                                       | Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics                 |
|      |              | 64                                       | Addition of note and caution in 2.6.5 Supply voltage rise time                                      |
|      |              | 69                                       | Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics         |
|      |              | 69                                       | Modification of conditions in 2.9 Timing Specs for Switching Flash Memory Programming Modes         |
|      |              | 70                                       | Modification of 2.10 Timing Specifications for Switching Flash Memory Programming Modes             |
| 2.00 | Jan 10, 2014 | 1  | Modification of 1.1 Features  |
|      |              | 3  | Modification of Figure 1-1  |
|      |              | 4  | Modification of part number, note, and caution  |
|      |              | 5 to 10                                  | Deletion of COMEXP pin in 1.3.1 to 1.3.5.   |
|      |              | 11                                       | Modification of description in 1.4 Pin Identification   |
|      |              | 12 to 16                                 | Deletion of COMEXP pin in 1.5.1 to 1.5.5  |
|      |              | 17                                       | Modification of table and note 2 in 1.6 Outline of Functions  |
|      |              | 20                                       | Modification of description in Absolute Maximum Ratings (T <sub>A</sub> = 25°C) (1/3)               |
|      |              | 21                                       | Modification of description and note 2 in Absolute Maximum Ratings (T <sub>A</sub> = 25°C) (2/3)    |
|      |              | 23                                       | Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics        |
|      |              | 23                                       | Modification of table in 2.2.2 On-chip oscillator characteristics                                   |
|      |              | 24                                       | Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5)                             |
|      |              | 25                                       | Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5)                                    |
|      |              | 30                                       | Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3)                         |
|      |              | 31, 32                                   | Modification of table, notes 1, 5, and 6 in 2.3.2 Supply current characteristics (2/3)              |
|      |              | 33, 34                                   | Modification of table, notes 1, 3, 4, and 5 to 10 in 2.3.2 Supply current characteristics (3/3)     |

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics India Pvt. Ltd.**  
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

**Renesas Electronics Korea Co., Ltd.**  
12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141