



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 4x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rbagfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin count	Package	Fields of	Part Number
	U U	Application Note	
32 pins	32-pin plastic LQFP (7 $\times$ 7)	А	R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP
		G	R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP
44 pins	44-pin plastic LQFP (10 $ imes$ 10)	А	R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP
		G	R5F10RF8GFP, R5F10RFAGFP, R5F10RFCGFP
48 pins	48-pin plastic LQFP (fine pitch)	А	R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB
	(7 × 7)	G	R5F10RG8GFB, R5F10RGAGFB, R5F10RGCGFB
52 pins	52-pin plastic LQFP (10 $ imes$ 10)	А	R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA
		G	R5F10RJ8GFA, R5F10RJAGFA, R5F10RJCGFA
64 pins	64-pin plastic WQFN (8 $ imes$ 8)	А	R5F10RLAANB, R5F10RLCANB
		G	R5F10RLAGNB, R5F10RLCGNB
	64-pin plastic LQFP (fine pitch)	А	R5F10RLAAFB, R5F10RLCAFB
	(10 × 10)	G	R5F10RLAGFB, R5F10RLCGFB
	64-pin plastic LQFP (12 $ imes$ 12)	А	R5F10RLAAFA, R5F10RLCAFA
		G	R5F10RLAGFA, R5F10RLCGFA

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

# Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



#### 1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

- Remarks 1. For pin identification, see 1.4 Pin Identification.
  - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



# 1.5 Block Diagram

### 1.5.1 32-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)



Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (high-	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.44	1.28	mA
Current Note 1	Note 2	mode	speed main)		V <sub>DD</sub> = 3.0 V		0.44	1.28	mA
			mode	file = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.40	1.00	mA
					V <sub>DD</sub> = 3.0 V		0.40	1.00	mA
			LS (low-	file = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		260	530	μA
			speed main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		260	530	μA
			LV (low-	f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		420	640	μA
			voltage main) mode Note 7		V <sub>DD</sub> = 2.0 V		420	640	μA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.00	mA
			speed main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.45	1.17	mA
			inde	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.28	1.00	mA
					Resonator connection		0.45	1.17	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	0.60	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.26	0.67	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	0.60	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.26	0.67	mA
			LS (low- speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		95	330	μA
				V <sub>DD</sub> = 3.0 V	Resonator connection		145	380	μA
				f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		95	330	μA
				V <sub>DD</sub> = 2.0 V	Resonator connection		145	380	μA
			Subsystem	fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.31	0.57	μA
			clock operation	T <sub>A</sub> = -40°C	Resonator connection		0.50	0.76	μA
			operation	fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.37	0.57	μA
				T <sub>A</sub> = +25°C	Resonator connection		0.56	0.76	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.46	1.17	μA
				T <sub>A</sub> = +50°C	Resonator connection		0.65	1.36	μA
				fsue = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.57	1.97	μA
				T <sub>A</sub> = +70°C	Resonator connection		0.76	2.16	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.85	3.37	μA
loc				T <sub>A</sub> = +85°C	Resonator connection		1.04	3.56	μA
	IDD3	STOP	$T_A = -40^{\circ}C$				0.17	0.50	μA
		mode <sup>Note o</sup>	T <sub>A</sub> = +25°C				0.23	0.50	μA
			T <sub>A</sub> = +50°C				0.32	1.10	μA
		T	T <sub>A</sub> = +70°C	;			0.43	1.90	μA
			T <sub>A</sub> = +85°C				0.71	3.30	μA

#### (TA = -40 to +85°C, 1.6 V $\leq$ EV<sub>DD</sub> = V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

(2/3)

(Notes and  $\ensuremath{\textit{Remarks}}$  are listed on the next page.)

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01))

#### (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) ( $T_A = -40$ to +85°C, 1.6 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)

Parameter	Symbol	Cond	itions	HS (high main)	n-speed Mode	LS (low- main)	-speed Mode	LV (low main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note</sup>	<b>t</b> ксү2	$4.0~V \leq EV_{DD} \leq 5.5~V$	20 MHz < fмск	8/fмск						ns
5			fмск ≤ 20 MHz	6/fмск		6/fмск		6/ <b>f</b> мск		ns
		$2.7~V \leq EV_{DD} < 4.0~V$	16 MHz < fмск	<b>8/f</b> мск						ns
			$f_{MCK} \le 16 \; MHz$	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		6/fмск		6/ <b>f</b> мск		6/fмск		ns
				and 500						
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 2.4 \text{ V}$				6/ <b>f</b> мск		6/fмск		ns
		$1.6~V \leq EV_{\text{DD}} < 1.8~V$						6/fмск		ns
SCKp high-/low-	tкн2,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү2/2		tксү2/2		tксү2/2		ns
level width	IKL2			- /		- /		- /		20
		$2.7 V \leq EVDD \leq 4.0 V$		- 8		- 8		- 8		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 2.7 \text{ V}$		tксү2/2 – 18		t <sub>ксү2</sub> /2 – 18		t <sub>ксү2</sub> /2 – 18		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 2.4 \text{ V}$				tксү2/2 – 18		tксү2/2 – 18		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						tксү2/2 - 66		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik2	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 30		1/fмск + 30		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 40		ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 31		1/fмск + 31		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 250		ns

(Notes, Caution, and Remarks are listed on the next page.)

#### (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) ( $T_A = -40$ to $+85^{\circ}C$ , 1.6 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)

Parameter	Symbol	Co	Conditions $C = 30 \text{ pE}^{\text{Note 4}} 4.0 \text{ V/} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V/}$		LS (low- speed main) Mode	LV (low- voltage main) Mode	Unit	Para meter	Symbol	Conditions
Delay time from SCKp↓ to SOp	tkso2	C = 30 pF <sup>Note 4</sup>	$4.0~V \leq EV_{DD} \leq 5.5~V$		2/fмск + 44		2/f <sub>мск</sub> + 110		2/fмск + 110	ns
output <sup>Note 3</sup>			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
			$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.4 \text{ V}$				2/fмск + 110		2/fмск + 110	ns
			$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						2/fмск + 220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.
  - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

# Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



#### (2) I<sup>2</sup>C fast mode

#### (TA = -40 to +85°C, 1.6 V $\leq$ EV<sub>DD</sub> = V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	(	Conditions			Conditions		Conditions		Conditions		Conditions HS (high- speed main) Mode		high-   main) ode	LS (low-speed main) Mode		LV (low- voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.										
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400	kHz									
		fс∟к≥ 3.5	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400										
		MHz	$1.8~V \le EV_{\text{DD}} \le 5.5~V$			0	400	0	400										
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq EV_{\text{DD}}$	$1.0 V \le EV_{DD} \le 5.5 V$			0.6		0.6		μs									
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		0.6		0.6		0.6											
		$1.8 \text{ V} \leq EV_{\text{DD}}$	$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			0.6		0.6											
Hold time Note 1	thd:sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	$1.8 V \leq EVDD \leq 5.5 V$ $2.7 V \leq EVDD \leq 5.5 V$			0.6		0.6		μs									
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6											
		$1.8 \text{ V} \leq EV_{\text{DD}}$	$2.4 V \le EV_{DD} \le 5.5 V$ $1.8 V \le EV_{DD} \le 5.5 V$			0.6		0.6											
Hold time when SCLA0 = "L"	tLOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	1.3		1.3		1.3		μs									
		$2.7 V \le EV_{DD} \le 5.5 V$ $2.4 V \le EV_{DD} \le 5.5 V$ $1.8 V \le EV_{DD} \le 5.5 V$		1.3		1.3		1.3											
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$				1.3		1.3											
Hold time when SCLA0 = "H"	<b>t</b> HIGH	$2.7~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μs									
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6											
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			0.6		0.6											
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD}}$	≤ 5.5 V	100		100		100		ns									
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	100		100		100											
		$1.8 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V			100		100											
Data hold time (transmission)Note 2	thd:dat	$2.7 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs									
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0	0.9	0	0.9	0	0.9										
		$1.8 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V			0	0.9	0	0.9										
Setup time of stop condition	tsu:sto	$2.7 \; V \leq EV_{\text{DD}}$	$\leq$ 5.5 V	0.6		0.6		0.6		μs									
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6											
		$1.8 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V			0.6		0.6											
Bus-free time	<b>t</b> BUF	$2.7 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V	1.3		1.3		1.3		μs									
		$2.4 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V	1.3		1.3		1.3											
		$1.8 \ V \leq EV_{\text{DD}}$	≤ 5.5 V			1.3		1.3											

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

RemarkThe maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up<br/>resistor) at that time in each mode are as follows.Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

### 2.7.2 Internal voltage boosting method

#### (1) 1/3 bias method

#### (T\_A = -40 to +85°C, 1.8 V $\leq$ V\_DD $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 <sup>Note 1</sup> =	0.47 <i>μ</i> F	2 VL1	2 VL1	2 VL1	V
				- 0.1			
Tripler output voltage	VL4	C1 to C4 <sup>Note 1</sup> =	0.47 <i>μ</i> F	3 VL1	3 VL1	3 VL1	V
				- 0.15			
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time <sup>Note 3</sup>	tvwait2	C1 to C4 <sup>Note 1</sup> =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{\mbox{\tiny L1}}$  and GND

C3: A capacitor connected between  $V_{\text{L2}}$  and GND

C4: A capacitor connected between  $V_{L4}$  and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu\text{F} \pm 30\%$ 

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- **3.** This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

# 3.3 DC Characteristics

#### 3.3.1 Pin characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

(1/5)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P10 to P17 P70 to P74, P120, P12	7, P30 to P32, P40 to 25 to P127, P130, P1	P43, P50 to P54, 40 to P147			-3.0 Note 2	mA
		Total of P10 to P14, P	40 to P43, P120,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-30.0	mA
		P130, P140 to P147	• 3 \	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-8.0	mA
		(when duty = 70%	)	$2.4~V \leq EV_{\text{DD}} < 2.7~V$			-4.0	mA
		Total of P15 to P17, P	30 to P32,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-30.0	mA
		P50 to P54, P70 to P7	74, P125 to P127	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-15.0	mA
		(when duty = 70%	)	$2.4~V \leq EV_{\text{DD}} < 2.7~V$			-8.0	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> ) P20, P21 Per pin					-60.0	mA
	Іон2						-0.1	mA
			Total of all pins	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> and EV<sub>DD</sub> pins to an output pin.
  - 2. Do not exceed the total current value.
  - **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoH = -30.0 mA

Total output current of pins =  $(-30.0 \times 0.7)/(80 \times 0.01) \cong -26.25$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

#### Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV <sub>DD</sub> – 0.7			V
		P125 to P127, P130, P140 to P147	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V, Іон1 = −2.0 mA	EV <sub>DD</sub> – 0.6			V
			2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V, Іон1 = −1.5 mA	EV <sub>DD</sub> – 0.5			V
	Voh2	P20, P21	2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, I <sub>OH2</sub> = -100 $\mu$ A	Vdd - 0.5			V
Output voltage, low	Vol1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			0.7	V
		P125 to P127, P130, P140 to P147         P20, P21         P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147         P20, P21         P20, P21         P60, P61	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ I_{\text{OL1}} = 3.0 \ \text{mA} \end{array}$			0.6	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ lol1 = 1.5 mA			0.4	V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
	Vol2	P20, P21	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol2 = 400 $\mu$ A			0.4	V
	Vol3	P60, P61	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 5.0 \text{ mA}$			0.4	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 3.0 \text{ mA}$			0.4	V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ IOL3 = 2.0 mA			0.4	V

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$



# Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



## 3.3.2 Supply current characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD = VDD $\leq$ 5.5 V, Vss = EVss = 0 V)

(1/3)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit						
Supply	DD1	Operating	HS (high-	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA						
current		mode	speed main)		operation	V <sub>DD</sub> = 3.0 V		1.5		mA						
NOTE 1			mode		Normal	V <sub>DD</sub> = 5.0 V		3.3	5.3	mA						
					operation	V <sub>DD</sub> = 3.0 V		3.3	5.3	mA						
				f⊪ = 16 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		2.5	3.9	mA						
					operation	V <sub>DD</sub> = 3.0 V		2.5	3.9	mA						
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.8	4.7	mA						
			speed main)	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.0	4.8	mA						
			mode	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.8	4.7	mA						
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		3.0	4.8	mA						
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.8	2.8	mA						
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		1.8	2.8	mA						
			f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.8	2.8	mA							
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.8	2.8	mA						
			Subsystem clock operation	fsuв = 32.768 kHz	Normal	Square wave input		3.5	4.9	μA						
				Note 4	operation	Resonator connection		3.6	5.0	μA						
				T <sub>A</sub> = -40°C												
				fsub = 32.768 kHz Note 4	Normal	Square wave input		3.6	4.9	μA						
				T <sub>A</sub> = +25°C	operation	Resonator connection		3.7	5.0	μA						
				fsuв = 32.768 kHz	fsuв = 32.768 kHz	fsuв = 32.768 kHz	fsuв = 32.768 kHz	fsuв = 32.768 kHz	fsuв = 32.768 kHz	fsue = 32.768 kHz No	Normal	Square wave input		3.7	5.5	μA
				Note 4	operation	Resonator connection		3.8	5.6	μA						
				T <sub>A</sub> = +50°C												
				fsuв = 32.768 kHz	Normal	Square wave input		3.8	6.3	μA						
				T <sub>A</sub> = +70°C	operation	Resonator connection		3.9	6.4	μA						
				fsuв = 32.768 kHz	Normal	Square wave input		4.1	7.7	μA						
				Note 4	operation	Resonator connection		4.2	7.8	μA						
				T <sub>A</sub> = +85°C												
			fs	fsue = 32.768 kHz	Normal	Square wave input		6.4	19.7	μA						
				T <sub>A</sub> = +105°C	operation	Resonator connection		6.5	19.8	μA						

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
  - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 V \le V_{DD} \le 5.5 V@1 MHz$  to 24 MHz  $2.4 V \le V_{DD} \le 5.5 V@1 MHz$  to 16 MHz
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



		-		, ,			T) (D		
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high- speed main)	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.44	2.3	mA
Parameter Syn Supply current Note 1		mode	mode Note 7		V <sub>DD</sub> = 3.0 V		0.44	2.3	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.40	1.7	mA
					V <sub>DD</sub> = 3.0 V		0.40	1.7	mA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.9	mA
			mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.45	2.0	mA
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.9	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.45	2.0	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.02	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.26	1.10	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.02	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.26	1.10	mA
			Subsystem	fsue = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.31	0.57	μA
			clock operation	T <sub>A</sub> = -40°C	Resonator connection		0.50	0.76	μA
				fsue = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.37	0.57	μA
				T <sub>A</sub> = +25°C	Resonator connection		0.56	0.76	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.46	1.17	μA
				T <sub>A</sub> = +50°C	Resonator connection		0.65	1.36	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.57	1.97	μA
				T <sub>A</sub> = +70°C	Resonator connection		0.76	2.16	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.85	3.37	μA
				T <sub>A</sub> = +85°C	Resonator connection		1.04	3.56	μA
				fsue = 32.768 kHz <sup>Note 5</sup>	Square wave input		3.04	15.37	μA
				T <sub>A</sub> = +105°C	Resonator connection		3.23	15.56	μA
	IDD3 <sup>Note 6</sup>	STOP	T <sub>A</sub> = −40°C				0.17	0.50	μA
		mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C				0.23	0.50	μA
Ιοσ			T <sub>A</sub> = +50°C				0.32	1.10	μA
			T <sub>A</sub> = +70°C				0.43	1.90	μA
			T <sub>A</sub> = +85°C				0.71	3.30	μA
		-	T <sub>A</sub> = +105°C					15.30	μA

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD = VDD $\leq$ 5.5 V, Vss = EVss = 0 V)

(2/3)

(Notes and  $\ensuremath{\textit{Remarks}}$  are listed on the next page.)

2/fмск+66

2/fмск+66

2/fмск + 113

ns

ns

Ns

Delay time from SCKp↓

to SOp output Note 3

(1A40 10 + 10)	J C, 2.4 V		V, VSS - EVSS - U V	7		
Parameter	Symbol	Con	ditions	HS (high-speed	main) Mode	Un
				MIN.	MAX.	
SCKp cycle time Note 5	tkCY2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	16/fмск		ns
			fмск ≤ 20 MHz	<b>12/f</b> мск		ns
		$2.7~V \leq EV_{DD} < 4.0~V$	16 MHz < fмск	<b>16/f</b> мск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		12/fмск and 1000		ns
SCKp high-/low-level	<b>t</b> кн2,	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		tксү2/2 – 14		ns
width	tĸ∟2	$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$	,	tксү2/2 – 16		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 2.7 \text{ V}$	,	tксү2/2 – 36		ns
SIp setup time	tsik2	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$	,	1/fмск + 40		ns
(to SCKp↑) <sup>Note 1</sup>		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$	/	1/fмск + 60		ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2	$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$	1	1/fмск + 62		ns

# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

 $4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ 

 $2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$ 

 $2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$ 

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SOp output lines.
- 5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

C = 30 pF Note 4

# Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
  - g: PIM number (g = 1)

tkso2

2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

#### CSI mode connection diagram (during communication at same potential)





#### (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD</sub> = V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions			HS (high-spee	Unit	
					MIN.	MAX.	
Transfer rate		Reception	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V,$			fмск/12 <sup>Note 1</sup>	bps
			$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		2.0	Mbps
			$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$			fмск/12 <sup>Note 1</sup>	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		2.0	Mbps
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$			fмск/12 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:<br/>HS (high-speed main) mode:24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** V<sub>b</sub>[V]: Communication line voltage
  - **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



### (2) I<sup>2</sup>C fast mode

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	kHz
		fclk≥ 3.5 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		
Hold time Note 1	thd:sta	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		
Hold time when SCLA0 = "L"	<b>t</b> LOW	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	1.3		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	1.3		
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	100		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	100		
Data hold time (transmission)Note 2	<b>t</b> hd:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	0	0.9	μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0	0.9	
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		
Bus-free time	t <sub>BUF</sub>	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		1.3		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	1.3		

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 



#### 3.6.4 LVD circuit characteristics

#### (TA = -40 to +105°C, VPDR $\leq$ EVDD = VDD $\leq$ 5.5 V, Vss = EVss = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.90	4.06	4.22	V
voltage			Power supply fall time	3.83	3.98	4.13	V
		VLVD1	Power supply rise time	3.60	3.75	3.90	V
			Power supply fall time	3.53	3.67	3.81	V
		VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width		tLw		300			μs
Detection delay time						300	μs

#### LVD Detection Voltage of Interrupt & Reset Mode

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{PDR} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDD0	Vpoc2,	VPOC1, VPOC0 = 0, 1, 1,	c1, VPOC0 = 0, 1, 1, falling reset voltage		2.75	2.86	V
mode	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
				Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
				Falling interrupt voltage	3.83	3.98	4.13	V

#### 3.6.5 Power supply voltage rising slope characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 31.4 AC Characteristics.

# 3.7.3 Capacitor split method

#### 1/3 bias method

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>		VDD		V
V∟₂ voltage	VL2	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	2/3 V <sub>L4</sub> - 0.1	2/3 VL4	2/3 V <sub>L4</sub> + 0.1	V
V∟1 voltage	VL1	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	1/3 V∟₄ – 0.1	1/3 VL4	1/3 V∟₄ + 0.1	V
Capacitor split wait time <sup>Note 1</sup>	tvwait		100			ms

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
  - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{\mbox{\tiny L1}}$  and GND

C3: A capacitor connected between  $V_{\mbox{\tiny L2}}$  and GND

C4: A capacitor connected between  $V_{\mbox{\tiny L4}}$  and GND

C1 = C2 = C3 = C4 = 0.47  $\mu$ F $\pm$ 30%



**Revision History** 

# RL78/L12 Datasheet

		Description			
Rev.	Date	Page	Summary		
0.01	Feb 20, 2012	-	First Edition issued		
0.02	Sep 26, 2012	7, 8	Modification of caution 2 in 1.3.5 64-pin products		
		15	Modification of I/O port in 1.6 Outline of Functions		
		-	Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)		
		-	Update of package drawings in 3. PACKAGE DRAWINGS		
1.00	Jan 31, 2013	11 to 15	Modification of 1.5 Block Diagram		
		16	Modification of Note 2 in 1.6 Outline of Functions		
		17	Modification of 1.6 Outline of Functions		
		_	Deletion of target in 2. ELECTRICAL SPECIFICATIONS		
		18	Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS		
		19	Addition of description, note 3, and remark 2 to 2.1. Absolute Maximum Ratings		
		20	Modification of description and addition of note to 2.1. Absolute Maximum		
		20	Ratings		
		22, 23	Modification of 2.2 Oscillator Characteristics		
		30	Modification of notes 1 to 4 in 2.3.2 Supply current characteristics		
		32	Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics		
		34	Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply current		
			characteristics		
		36	Addition of description to 2.4 AC Characteristics		
		38, 40 to	Modification of 2.5.1 Serial array unit		
		42, 44 to			
		46, 48 to			
		52, 54, 55			
		57, 58	Modification of 2.5.2 Serial interface IICA		
		62	Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics		
		64	Addition of note and caution in 2.6.5. Supply voltage rise time		
		69	Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention		
			Characteristics		
		69	Modification of conditions in 2.9 Timing Specs for Switching Flash Memory		
			Programming Modes		
		70	Modification of 2.10 Timing Specifications for Switching Flash Memory		
2.00	lop 10, 2014	1	Modification of 1.1 Eastures		
2.00	Jan 10, 2014	2	Modification of Figure 1.1		
		3	Modification of part number, note, and caution		
		5 to 10	Deletion of COMEXP pin in 1.3.1 to 1.3.5		
		11	Modification of description in 1.4 Pin Identification		
		12 to 16	Deletion of COMEXP pin in 1.5.1 to 1.5.5		
		17	Modification of table and note 2 in 1.6 Outline of Functions		
		20	Modification of description in Absolute Maximum Ratings (T <sub>A</sub> = 25°C) (1/3)		
		21	Modification of description and note 2 in Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )		
			(2/3) Medification of table note coution and remark in 2.2.1.V1.VT1 excillator		
		23	characteristics		
		23	Modification of table in 2.2.2 On-chip oscillator characteristics		
		24	Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5)		
		25	Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5)		
		30	Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3)		
		31, 32	Modification of table, notes 1, 5, and 6 in 2.3.2 Supply current characteristics $(2/3)$		
		33. 34	Modification of table, notes 1, 3, 4, and 5 to 10 in 2.3.2 Supply current		
			characteristics (3/3)		

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.