

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---------------------------------------------------------------------------------|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 4x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rbcafp-30 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/L12 1. OUTLINE

O ROM, RAM capacities

| Flash ROM | Data flash | RAM | | RL78/L12 | | | | | |
|-----------|------------|------------------------|----------|----------|----------|----------|----------|--|--|
| | | | 32 pins | 44 pins | 48 pins | 52 pins | 64 pins | | |
| 32 KB | 2 KB | 1.5 KB ^{Note} | R5F10RBC | R5F10RFC | R5F10RGC | R5F10RJC | R5F10RLC | | |
| 16 KB | 2 KB | 1 KB ^{Note} | R5F10RBA | R5F10RFA | R5F10RGA | R5F10RJA | R5F10RLA | | |
| 8KB | 2 KB | 1 KB ^{Note} | R5F10RB8 | R5F10RF8 | R5F10RG8 | R5F10RJ8 | - | | |

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

RL78/L12 1. OUTLINE


| Pin count | Package | Fields of | Part Number |
|-----------|----------------------------------|------------------|---------------------------------------|
| | | Application Note | |
| 32 pins | 32-pin plastic LQFP (7 × 7) | А | R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP |
| | | G | R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP |
| 44 pins | 44-pin plastic LQFP (10 × 10) | А | R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP |
| | | G | R5F10RF8GFP, R5F10RFAGFP, R5F10RFCGFP |
| 48 pins | 48-pin plastic LQFP (fine pitch) | А | R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB |
| · | (7 × 7) | G | R5F10RG8GFB, R5F10RGAGFB, R5F10RGCGFB |
| 52 pins | 52-pin plastic LQFP (10 × 10) | А | R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA |
| | | G | R5F10RJ8GFA, R5F10RJAGFA, R5F10RJCGFA |
| 64 pins | 64-pin plastic WQFN (8 × 8) | А | R5F10RLAANB, R5F10RLCANB |
| | | G | R5F10RLAGNB, R5F10RLCGNB |
| | 64-pin plastic LQFP (fine pitch) | Α | R5F10RLAAFB, R5F10RLCAFB |
| | (10 × 10) | G | R5F10RLAGFB, R5F10RLCGFB |
| | 64-pin plastic LQFP (12 × 12) | А | R5F10RLAAFA, R5F10RLCAFA |
| | | G | R5F10RLAGFA, R5F10RLCGFA |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

RL78/L12 1. OUTLINE

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Absolute Maximum Ratings (TA = 25°C)


(3/3)


| Parameter | Symbols | | Conditions | Ratings | Unit |
|----------------------|------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------|-----------------|------|
| Output current, high | Іон1 | Per pin | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 | -40 | mA |
| | | Total of all pins –170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | -7 0 | mA |
| | | | P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 | -100 | mA |
| | I _{OH2} | Per pin | P20, P21 | -0.5 | mA |
| | | Total of all pins | | –1 | mA |
| Output current, low | lo _{L1} | Per pin | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 | 40 | mA |
| | | Total of all pins 170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | 70 | mA |
| | | | P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 | 100 | mA |
| | lol2 | Per pin | P20, P21 | 1 | mA |
| | | Total of all pins | | 2 | mA |
| Operating ambient | TA | In normal operation | on mode | -40 to +85 | °C |
| temperature | | In flash memory programming mode | | | |
| Storage temperature | T _{stg} | | | -65 to +150 | °C |


Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


Minimum Instruction Execution Time during Main System Clock Operation









Supply voltage VDD [V]







AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



(5) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(Ta = -40 to +85°C, 2.7 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

| Parameter | Symbol | | Conditions | speed | high- main) ode | ` | /-speed Mode | ` | | Unit |
|--------------------------------------|---------------|---------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|-----------------------|----------------|-----------------|----------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy1 | tkcy1 ≥ 2/fclk | $\begin{aligned} 4.0 & \ V \le EV_{DD} \le 5.5 \ V, \\ 2.7 & \ V \le V_b \le 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned}$ | 200 Note 1 | | 1150 Note 1 | | 1150 Note 1 | | ns |
| | | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 20 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$ | 300 Note 1 | | 1150 Note 1 | | 1150 Note 1 | | ns |
| SCKp high-level width | t кн1 | 4.0 V ≤ EV _{DD} | \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | C _b = 20 pF, R | $k_b = 1.4 \text{ k}\Omega$ | - 50 | | - 50 | | - 50 | | |
| | | 2.7 V ≤ EV _{DD} | < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | C _b = 20 pF, R | $k_b = 2.7 \text{ k}\Omega$ | - 120 | | - 120 | | - 120 | | |
| SCKp low-level width | t KL1 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ | | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | C _b = 20 pF, R | -7 | | - 50 | | - 50 | | | |
| | | 2.7 V ≤ EV _{DD} | < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | C _b = 20 pF, R | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | - 50 | | - 50 | | |
| SIp setup time | tsik1 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ | | 58 | | 479 | | 479 | | ns |
| (to SCKp↑) Note 2 | | C₀ = 20 pF, R | $d_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | 2.7 V ≤ EV _{DD} | < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, | 121 | | 479 | | 479 | | ns |
| | | C _b = 20 pF, R | $t_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp hold time | tksı1 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ | | 10 | | 10 | | 10 | | ns |
| (from SCKp↑) Note 2 | | C _b = 20 pF, R | $t_{\rm b}$ = 1.4 k Ω | | | | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | | 10 | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | | |
| Delay time from SCKp \downarrow to | t ks01 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ | | | 60 | | 60 | | 60 | ns |
| SOp output Note 2 | | C₀ = 20 pF, R | $k_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | 2.7 V ≤ EV _{DD} | $< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ | | 130 | | 130 | | 130 | ns |
| | | C _b = 20 pF, R | $t_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp setup time | tsıĸ1 | 4.0 V ≤ EV _{DD} | $\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ | 23 | | 110 | | 110 | | ns |
| (to SCKp↓) Note 3 | | C _b = 20 pF, R | $t_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | 2.7 V ≤ EV _{DD} | $< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ | 33 | | 110 | | 110 | | ns |
| | | C _b = 20 pF, R | $t_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp hold time | t KSI1 | 4.0 V ≤ EV _{DD} | $\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ | 10 | | 10 | | 10 | | ns |
| (from SCKp↓) Note 3 | | C _b = 20 pF, R | $k_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | 2.7 V ≤ EV _{DD} | $< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ | 10 | | 10 | | 10 | | ns |
| | | C _b = 20 pF, R | $t_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| Delay time from SCKp↑ to | t ks01 | 4.0 V ≤ EV _{DD} | $\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ | | 10 | | 10 | | 10 | ns |
| SOp output Note 3 | | C _b = 20 pF, R | $t_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | 2.7 V ≤ EV _{DD} | $< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ | | 10 | | 10 | | 10 | ns |
| | | C _b = 20 pF, R | $k_b = 2.7 \text{ k}\Omega$ | | | | | | | |

(Notes, Caution and Remarks are listed on the next page.)

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| | Reference Voltage | | | | | | |
|--------------------------------------------------------------|------------------------------------------------------------------|------------------------------------------------------------------------|----------------------------------------------------------------|--|--|--|--|
| Input channel | Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM | Reference voltage (+) = V _{DD} Reference voltage (-) = Vss | Reference voltage (+) = VBGR Reference voltage (-) = AVREFM | | | | |
| ANIO, ANI1 | _ | Refer to 2.6.1 (3). | Refer to 2.6.1 (4). | | | | |
| ANI16 to ANI23 | Refer to 2.6.1 (2). | | | | | | |
| Internal reference voltage Temperature sensor output voltage | Refer to 2.6.1 (1) . | | _ | | | | |

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

| Parameter | Symbol | Condit | tions | MIN. | TYP. | MAX. | Unit |
|--------------------------------------------------------|--------------------------------------|----------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|----------------------------|-------------------------|-------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | Overall error ^{Note 1} AINL | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | 1.2 | ±3.5 | LSB |
| | | AV _{REFP} = V _{DD} Note 3 | $1.6~V \leq V_{DD} \leq 5.5~V^{\text{Note 4}}$ | | 1.2 | ±7.0 | LSB |
| Conversion time tconv | tconv | 10-bit resolution | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.375 | | 39 | μs |
| | | Target pin: Internal reference | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.5625 | | 39 | μs |
| | | voltage, and temperature sensor output voltage (HS (high-speed main) mode) | 2.4 V ≤ V _{DD} ≤ 5.5 V | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} E _{ZS} | E _{ZS} | 10-bit resolution AV _{REFP} = V _{DD} Note 3 | 1.8 V ≤ AV _{REFP} ≤ 5.5 V | | | ±0.25 | %FSR |
| | | | 1.6 V ≤ AV _{REFP} ≤ 5.5 V Note 4 | | | ±0.50 | %FSR |
| Full-scale error Notes 1, 2 | E _{FS} | 10-bit resolution | 1.8 V ≤ AV _{REFP} ≤ 5.5 V | | | ±0.25 | %FSR |
| | | $AV_{REFP} = V_{DD}^{\text{Note 3}}$ | $1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$ | | | ±0.50 | %FSR |
| Integral linearity | ILE | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | | ±2.5 | LSB |
| error ^{Note 1} | | AV _{REFP} = V _{DD} Note 3 | $1.6~V \leq V_{DD} \leq 5.5~V^{\text{Note 4}}$ | | | ±5.0 | LSB |
| Differential linearity | DLE | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | | ±1.5 | LSB |
| error ^{Note 1} | | AV _{REFP} = V _{DD} Note 3 | $1.6~V \leq V_{DD} \leq 5.5~V^{\text{Note 4}}$ | | | ±2.0 | LSB |
| Analog input voltage | VAIN | Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode) | | | V _{BGR} Note 5 | | V |
| | V _B GR | Temperature sensor output vo $(2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, HS (high-$ | | V _{TMPS25} Note 5 | | V | |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AVREFP < VDD. the MAX, values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.

- **4.** Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

(TA = -40 to +85°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EV_{SS} = 0 V, Reference voltage (+) = V_{BGR} Note 3, Reference voltage (-) = AV_{REFM} Note 4 = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Cond | MIN. | TYP. | MAX. | Unit | |
|--------------------------------------------|--------|------------------|---------------------------------|------|------|-------------------------|------|
| Resolution | RES | | | | 8 | | bit |
| Conversion time | tconv | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | Ezs | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 8-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±2.0 | LSB |
| Differential linearity error Note 1 | DLE | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V | | | ±1.0 | LSB |
| Analog input voltage | Vain | | | 0 | | V _{BGR} Note 3 | V |

- **Notes 1.** Excludes quantization error (±1/2 LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
 - **4.** When reference voltage (–) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AVREFM.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

2.6.2 Temperature sensor/internal reference voltage characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}) \text{ (HS (high-speed main) mode)}$


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------------------|----------------------------------------------------|------|------|------|-------|
| Temperature sensor output voltage | V _{TMPS25} | Setting ADS register = 80H, Ta = +25°C | | 1.05 | | V |
| Internal reference voltage | V _{BGR} | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | FVTMPS | Temperature sensor that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | tamp | | 5 | | | μs |

2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|------------------|------------------------|------|------|------|------|
| Detection voltage | VPOR | Power supply rise time | | 1.51 | 1.55 | V |
| | V _{PDR} | Power supply fall time | 1.46 | 1.50 | 1.54 | V |
| Minimum pulse width ^{Note} | Tpw | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between V_{L1} and GND
 - C3: A capacitor connected between V_{L2} and GND
 - C4: A capacitor connected between V_{L4} and GND
 - $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$

(Ta = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(3/5)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|------------------------|------------------|----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|---------------------|------------------|---------------------|------|
| Input voltage, high | V _{IH1} | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | Normal input buffer | 0.8EV _{DD} | | EV _{DD} | V |
| | V _{IH2} | P10, P11, P15, P16 | TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V | 2.2 | | EV _{DD} | V |
| | | | TTL input buffer $3.3 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$ | 2.0 | | EV _{DD} | V |
| | | | TTL input buffer $2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}$ | 1.50 | | EV _{DD} | V |
| | V _{IH3} | P20, P21 | 0.7V _{DD} | | V _{DD} | V | |
| | V _{IH4} | P60, P61 | 0.7EV _{DD} | | EV _{DD} | ٧ | |
| | V _{IH5} | P121 to P124, P137, EXCLK, EXCLKS | 0.8V _{DD} | | V _{DD} | ٧ | |
| Input voltage, low | VIL1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | Normal input buffer | 0 | | 0.2EV _{DD} | ٧ |
| | V _{IL2} | P10, P11, P15, P16 | TTL input buffer $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 0 | | 0.8 | V |
| | | | TTL input buffer 3.3 V ≤ EV _{DD} < 4.0 V | 0 | | 0.5 | V |
| | | | TTL input buffer $2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}$ | 0 | | 0.32 | V |
| | V _{IL3} | P20, P21 | | 0 | | 0.3V _{DD} | V |
| | V _{IL4} | P60, P61 | | 0 | | 0.3EV _{DD} | V |
| | V _{IL5} | P121 to P124, P137, EXCLK, EXCLKS | , RESET | 0 | | 0.2V _{DD} | V |

Caution The maximum value of VIH of pins P10, P12, P15, and P17 is EVDD, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(2/2)

| Parameter | Symbol | | Condit | ions | HS (high-spee | ed main) Mode | Unit |
|---------------|-----------------------------|----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|---------------|----------------|------|
| | | | | | MIN. | MAX. | |
| Transfer rate | | Transmission | $4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V},$ | | | Note 1 | bps |
| | | $2.7~V \leq V_b \leq 4.0~V$ | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$ | | 2.0 Note 2 | Mbps | |
| | | 2.7 V ≤ EV _{DD} < 4.0 V, | | | Note 3 | bps | |
| | $2.3~V \leq V_b \leq 2.7~V$ | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$ | | 1.2 Note 4 | Mbps | | |
| | | | 2.4 V ≤ EV _{DD} < 3.3 V, | | | Note 5 | bps |
| | | | $1.6~V \leq V_b \leq 2.0~V$ | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$ | | 0.43 Note 6 | Mbps |

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.2}{V_b})\} \times 3} [bps]$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


| Parameter Sym | | nbol Conditions | | HS (high-speed main) Mode | | Unit |
|-----------------------|------------------|---------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | tkcY1 | tkcy1 ≥ 4/fclk | $4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$ | 600 | | ns |
| | | | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | |
| | | | $2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V},$ | 600 | | ns |
| | | | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | |
| | | | $\label{eq:2.4} \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 2300 | | ns |
| | | | $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ | | | |
| SCKp high-level width | t кн1 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ | | tксү1/2 – 150 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | | tксү1/2 – 340 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | |
| | | $2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$ | | tксү1/2 – 916 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ | | | | |
| SCKp low-level width | t _{KL1} | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ | | tkcy1/2 - 24 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | | tксү1/2 – 36 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | |
| | | 2.4 V ≤ EV _{DD} | $< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ | tkcy1/2 - 100 | | ns |
| | | C _b = 30 pF, R | $Q_{\rm b}$ = 5.5 k Ω | | | |

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** $R_b[\Omega]$:Communication line (SCKp, SOp) pull-up resistance,
 - C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{EV}_{DD} = \text{V}_{DD} \leq 5.5 \text{ V}, 2.4 \text{ V} \leq \text{AV}_{REFP} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|--------------------------------------------|--------|-------------------------------------------------------------------------------------|------------------------------------|--------|------|--------------------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3 | 2.4 V ≤ AV _{REFP} ≤ 5.5 V | | 1.2 | ±5.0 | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.125 | | 39 | μs |
| | | $AV_{REFP} = EV_{DD} = V_{DD}^{\text{Note 3}}$ | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.1875 | | 39 | μs |
| | | | $2.4~V \leq V_{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | Ezs | 10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3 | 2.4 V ≤ AV _{REFP} ≤ 5.5 V | | | ±0.35 | %FSR |
| Full-scale error ^{Notes 1, 2} | Ers | 10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3 | 2.4 V ≤ AV _{REFP} ≤ 5.5 V | | | ±0.35 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3 | 2.4 V ≤ AVREFP ≤ 5.5 V | | | ±3.5 | LSB |
| Differential linearity error | DLE | 10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3 | 2.4 V ≤ AV _{REFP} ≤ 5.5 V | | | ±2.0 | LSB |
| Analog input voltage | VAIN | ANI16 to ANI23 | | 0 | | AVREFP and EVDD | V |

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When $AV_{REFP} < EV_{DD} = V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

3.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V, HS (high-speed main) mode)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------------------|----------------------------------------------------|------|------|------|-------|
| Temperature sensor output voltage | V _{TMPS25} | Setting ADS register = 80H, Ta = +25°C | | 1.05 | | ٧ |
| Internal reference voltage | V _{BGR} | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | ٧ |
| Temperature coefficient | Fvтмps | Temperature sensor that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | tamp | | 5 | | | μs |

3.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------|------------------|------------------------|------|------|------|------|
| Detection voltage | V _{POR} | Power supply rise time | 1.45 | 1.51 | 1.57 | V |
| | V _{PDR} | Power supply fall time | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width | T _{PW} | | 300 | | | μS |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



(2) 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Cor | nditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------------|------------------------|-------------------------------------------------|------------|--------------------------|-------------------|-------------------|------|
| LCD output voltage variation range | V _{L1} Note 4 | C1 to C5 ^{Note 1} = 0.47 μF | VLCD = 04H | 0.90 | 1.00 | 1.08 | V |
| | | | VLCD = 05H | 0.95 | 1.05 | 1.13 | V |
| | | | VLCD = 06H | 1.00 | 1.10 | 1.18 | V |
| | | | VLCD = 07H | 1.05 | 1.15 | 1.23 | V |
| | | | VLCD = 08H | 1.10 | 1.20 | 1.28 | V |
| | | | VLCD = 09H | 1.15 | 1.25 | 1.33 | V |
| | | | VLCD = 0AH | 1.20 | 1.30 | 1.38 | V |
| | | | VLCD = 0BH | 1.25 | 1.35 | 1.43 | V |
| | | | VLCD = 0CH | 1.30 | 1.40 | 1.48 | V |
| | | | VLCD = 0DH | 1.35 | 1.45 | 1.53 | V |
| | | | VLCD = 0EH | 1.40 | 1.50 | 1.58 | V |
| | | | VLCD = 0FH | 1.45 | 1.55 | 1.63 | V |
| | | | VLCD = 10H | 1.50 | 1.60 | 1.68 | V |
| | | | VLCD = 11H | 1.55 | 1.65 | 1.73 | V |
| | | | VLCD = 12H | 1.60 | 1.70 | 1.78 | V |
| | | | VLCD = 13H | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | V _{L2} | C1 to $C5^{\text{Note 1}} = 0.47 \mu\text{F}$ | | 2 V _{L1} – 0.08 | 2 V _{L1} | 2 V _{L1} | V |
| Tripler output voltage | V _{L3} | C1 to $C5^{\text{Note 1}} = 0.47 \ \mu\text{F}$ | | 3 V _{L1} – 0.12 | 3 V _{L1} | 3 V _{L1} | V |
| Quadruply output voltage | V _{L4} Note 4 | C1 to C5 ^{Note 1} = | 0.47 μF | 4 V _{L1} – 0.16 | 4 V _{L1} | 4 V _{L1} | V |
| Reference voltage setup time Note 2 | tvwait1 | | | 5 | | | ms |
| Voltage boost wait time ^{Note 3} | tvwait2 | C1 to C5 ^{Note 1} = | 0.47 μF | 500 | | | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between V_{L3} and GND
- C5: A capacitor connected between $V_{\text{\tiny L4}}$ and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. V_{L4} must be 5.5 V or lower.