

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 7x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rfaafp-x0

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/L12 1. OUTLINE

1.3.5 64-pin products

• 64-pin plastic WQFN (8 × 8)

<R>




- Cautions 1. Make EVss pin the same potential as Vss pin.
 - 2. Make VDD pin the same potential as EVDD pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RL78/L12 1. OUTLINE


- 64-pin plastic LQFP (fine pitch) (10 × 10)
- 64-pin plastic LQFP (12 × 12)

<R>




- Cautions 1. Make EVss pin the same potential as Vss pin.
 - 2. Make VDD pin the same potential as EVDD pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).


m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) (T_A = -40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)


Parameter	Symbol	Cond	itions	HS (high		LS (low main)			-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note}	tkcy2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	20 MHz < fмск	8/fмск						ns
5			fмck ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$	16 MHz < fмск	8/fмск						ns
			f _{MCK} ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~\text{V} \le \text{EV}_{DD} \le 5.5~\text{V}$		6/fмск and 500		6/ƒмск		6/fмск		ns
		1.8 V ≤ EV _{DD} < 2.4 V				6/fмск		6/fмск		ns
		1.6 V ≤ EV _{DD} < 1.8 V						6/fмск		ns
SCKp high-/low- level width	tkH2, tkL2	4.0 V ≤ EV _{DD} ≤ 5.5 V		tксү2/2 - 7		tксү2/2 -7		tксү2/2 -7		ns
		2.7 V ≤ EV _{DD} < 4.0 V		tксү2/2 - 8		tkcy2/2 - 8		tксү2/2 -8		ns
		2.4 V ≤ EV _{DD} < 2.7 V		tксү2/2 - 18		t _{KCY2} /2 - 18		t _{KCY2} /2 - 18		ns
		1.8 V ≤ EV _{DD} < 2.4 V				tксү2/2 - 18		tксү2/2 - 18		ns
		1.6 V ≤ EV _{DD} < 1.8 V						tксү2/2 -66		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		1/fмск + 20		1/fмск + 30		1/fмcк + 30		ns
		2.4 V ≤ EV _{DD} < 2.7 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		
		1.8 V ≤ EV _{DD} < 2.4 V				1/fмск + 30		1/fмск + 30		ns
		1.6 V ≤ EV _{DD} < 1.8 V						1/fмск + 40		ns
SIp hold time (from SCKp↑) ^{Note 2}	t _{KSI2}	$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		1.8 V ≤ EV _{DD} < 2.4 V				1/fмск + 31		1/fмск + 31		ns
		1.6 V ≤ EV _{DD} < 1.8 V						1/fмск + 250		ns

(Notes, Caution, and Remarks are listed on the next page.)


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




Remarks 1. p: CSI number (p = 00, 01)


2. m: Unit number, n: Channel number (mn = 00, 01)

- Notes 1. For CSI00, set a cycle of 2/fмcκ or longer. For CSI01, set a cycle of 4/fмcκ or longer.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** Rb[Ω]:Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - fmcx: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

2.6.4 LVD circuit characteristics

(Ta = -40 to +85°C, V_{PDR} \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection			Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		V _{LVD1}	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		V _{LVD2}	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		V _{LVD3}	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V _{LVD4}	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V _{LVD5}	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V _{LVD6}	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		V _{LVD8}	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V _{LVD9}	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		V _{LVD10}	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		V _{LVD11}	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		V _{LVD12}	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		V _{LVD13}	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	ulse width	t∟w		300			μS
Detection de	elay time	t ld				300	μs

There are following differences between the products "G: Industrial applications (T_A = -40 to +105°C)" and the products "A: Consumer applications, and G: Industrial applications (T_A = -40 to +85°C)".

Parameter	Арр	lication
	A: Consumer applications, G: Industrial applications (with TA = -40 to +85°C)	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 32 \text{ MHz}$	2.7 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 32 MHz
	2.4 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 16 MHz	2.4 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 8 \text{ MHz}$	
	LV (low-voltage main) mode:	
	1.6 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator clock	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$:	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$:
accuracy	±1.0%@ T _A = -20 to +85°C	±2.0%@ T _A = +85 to +105°C
	±1.5%@ T _A = -40 to -20°C	±1.0%@ T _A = -20 to +85°C
	1.6 V ≤ V _{DD} < 1.8 V:	±1.5%@ T _A = -40 to -20°C
	±5.0%@ T _A = -20 to +85°C	
	±5.5%@ T _A = -40 to -20°C	
Serial array unit	UART	UART
	CSI00: fclk/2 (supporting 16 Mbps), fclk/4	CSI00: fcLk/4
	CSI01	CSI01
	Simplified I ² C communication	Simplified I ² C communication
IICA	Normal mode	Normal mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V	Rise detection voltage: 2.61 V to 4.06 V
	(14 levels)	(8 levels)
	Fall detection voltage: 1.63 V to 3.98 V	Fall detection voltage: 2.55 V to 3.98 V
	(14 levels)	(8 levels)

Remark The electrical characteristics of the products G: Industrial applications (TA = -40 to +105°C) are different from those of the products "A: Consumer applications, and G: Industrial applications (only with TA = -40 to +85°C)". For details, refer to 3.1 to 3.10.

Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	lон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	lo _{L1}	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	lo _{L2}	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	programming mode		
Storage temperature	T _{stg}			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	1.0		16.0	MHz
XT1 clock oscillation frequency (fxT) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions			TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		−20 to +85°C	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-1		+1	%
clock frequency accuracy		−40 to −20°C	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-1.5		+1.5	%
		+85 to +105°C	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fiL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

- **Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.
 - This indicates the oscillator characteristics only. Refer to 3.4 AC Characteristics for instruction execution time.

(Ta = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	P50 to P54, P70 to P74, P120,		$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	EV _{DD} – 0.7			V
		P125 to P127, P130, P140 to P147	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD} – 0.6			V
			$2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$	EV _{DD} – 0.5			V
	V _{OH2}	P20, P21	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH2} = -100 \ \mu \text{ A}$	V _{DD} - 0.5			V
Output voltage, low	V _{OL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 8.5 \text{ mA}$			0.7	>
	P125 to P127, P130, P140 to P147	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 3.0 \text{ mA}$			0.6	V	
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 1.5 \text{ mA}$			0.4	V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
	V _{OL2}	P20, P21	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{I}_{OL2} = 400 \ \mu \text{ A}$			0.4	V
	V _{OL3}	P60, P61	4.0 V ≤ EV _{DD} ≤ 5.5 V, lo _{L3} = 15.0 mA			2.0	V
		$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 5.0 \text{ mA}$			0.4	V	
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 3.0 \text{ mA}$			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ I_{OL3} = 2.0 mA			0.4	V

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


- Notes 1. Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$


- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



5. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpb tolerance (32- to 52-pin products)/EVpb tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil., see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



(2) 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1} Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C5 ^{Note 1} =	0.47 μF	2 V _{L1} – 0.08	2 V _{L1}	2 V _{L1}	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} =	0.47 μF	3 VL1 – 0.12	3 V _{L1}	3 V _{L1}	V
Quadruply output voltage	V _{L4} Note 4	C1 to C5 ^{Note 1} =	0.47 μF	4 V _{L1} – 0.16	4 V _{L1}	4 V _{L1}	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 μF	500			ms


Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between V_{L3} and GND
- C5: A capacitor connected between $V_{\text{\tiny L4}}$ and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. VL4 must be 5.5 V or lower.

3.11 Timing Specifications for Switching Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	t su	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	t HD	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.


tsu: Time to release the external reset after the TOOL0 pin is set to the low level

Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

4.5 64-pin Products

R5F10RLAAFA, R5F10RLCAFA R5F10RLAGFA, R5F10RLCGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51




©2012 Renesas Electronics Corporation. All rights reserved.

R5F10RLAANB, R5F10RLCANB R5F10RLAGNB, R5F10RLCGNB


<R>


JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-4	0.16


Unit: mm











Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	7.95	8.00	8.05
E	7.95	8.00	8.05
Α	_	_	0.80
A ₁	0.00	_	_
b	0.17	0.20	0.23
е	_	0.40	_
Lp	0.30	0.40	0.50
х	_	_	0.05
у	_	_	0.05
Z _D	_	1.00	_
ZE	_	1.00	_
c ₂	0.15	0.20	0.25
D ₂	_	6.50	_
E ₂	_	6.50	_

© 2015 Renesas Electronics Corporation. All rights reserved.

The mark " <r>" shows major revised points. The revised points can be easily searched by copying an "<r>" in the PDF file and specifying it in the "Find what:" field.</r></r>
All trademarks and registered trademarks are the property of their respective owners.
SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.
Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.