

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 7x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rfcgfp-v0

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/L12 1. OUTLINE

## 1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)

<R>



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RL78/L12 1. OUTLINE

Port 13

Transmit Data

Power Supply

#### 1.4 Pin Identification

P30 to P32:

P40 to P43:

ANIO, ANI1, P130, P137: ANI16 to ANI23: P140 to P147: Port 14 **Analog Input** AVREFM: PCLBUZ0, PCLBUZ1: Programmable Clock Analog Reference Voltage Minus Output/Buzzer Output AVREFP: Analog Reference REGC: Regulator Capacitance RESET: Reset Voltage Plus CAPH, CAPL: RTC1HZ: Real-time Clock Correction Clock Capacitor for LCD COM0 to COM7, (1 Hz) Output EV<sub>DD</sub>: Power Supply for Port RxD0: Receive Data EVss: Ground for Port SCK00, SCK01: Serial Clock Input/Output EXCLK: **External Clock Input** SCLA0: Serial Clock Input/Output (Main System Clock) SDAA0: Serial Data Input/Output **EXCLKS**: External Clock Input SEG0 to SEG38: LCD Segment Output (Subsystem Clock) SI00, SI01: Serial Data Input INTP0 to INTP7: Interrupt Request From SO00, SO01: Serial Data Output Peripheral TI00 to TI07: Timer Input KR0 to KR3: TO00 to TO07: Key Return **Timer Output** P10 to P17: Port 1 TOOL0: Data Input/Output for Tool P20, P21: Port 2 TOOLRxD, TOOLTxD: Data Input/Output for External Device

VL1 to VL4: P50 to P54: Port 5 LCD Power Supply P60, P61: Port 6 Vss: Ground

Port 3

Port 4


P70 to P74: Port 7 X1, X2: Crystal Oscillator (Main System Clock) P120 to P127: XT1, XT2: Port 12 Crystal Oscillator (Subsystem Clock)

TxD0:

V<sub>DD</sub>:

RL78/L12 1. OUTLINE

## 1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

### **Absolute Maximum Ratings (TA = 25°C)**

(2/3)

Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	V <sub>L1</sub>	V <sub>L1</sub> voltage <sup>Note 1</sup>		-0.3 to +2.8 and -0.3 to V <sub>L4</sub> + 0.3	٧
	V <sub>L2</sub>	V <sub>L2</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> + 0.3 <sup>Note 2</sup>	V
	V <sub>L3</sub>	V <sub>L3</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> + 0.3 Note 2	V
	V <sub>L4</sub>	V <sub>L4</sub> voltage <sup>Note 1</sup>		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH vol	tage <sup>Note 1</sup>	$-0.3$ to $V_{L4} + 0.3^{Note 2}$	V
	VLOUT	COM0 to COM7, SEG0 to	External resistance division method	$-0.3$ to $V_{DD}$ + $0.3^{Note 2}$	<b>V</b>
		SEG38,	Capacitor split method	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	
		output voltage	Internal voltage boosting method	$-0.3$ to $V_{L4} + 0.3^{Note 2}$	

- Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V<sub>SS</sub> via a capacitor (0.47  $\mu$  F  $\pm$  30%) and connect a capacitor (0.47  $\mu$  F  $\pm$  30%) between the CAPL and CAPH pins.
  - 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(1/5)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	<b>І</b> он1		P10 to P17, P30 to P32, P40 to P120, P125 to P127, P130, I				-10.0 Note 2	mA
		Total of P10 to P14, P40 to P43, P120,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			-40.0	mA	
	P130, P140 to P147	2.7 V ≤ EV <sub>DD</sub> < 4.0 V			-8.0	mA		
		(When duty = 70% Note 3)	1.8 V ≤ EV <sub>DD</sub> < 2.7 V			-4.0	mA	
				1.6 V ≤ EV <sub>DD</sub> < 1.8 V			-2.0	mA
		Total of P15	Γotal of P15 to P17, P30 to P32,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			-60.0	mA
		,	P70 to P74, P125 to P127	$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$			-15.0	mA
		(When duty	= 70% ******)	1.8 V ≤ EV <sub>DD</sub> < 2.7 V			-8.0	mA
				1.6 V ≤ EV <sub>DD</sub> < 1.8 V			-4.0	mA
			Total of all pins (When duty = 70% Note 3)				-100.0	mA
	<b>І</b> он2	P20, P21 Per	Per pin				-0.1	mA
			Total of all pins	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V			-0.2	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> and EV<sub>DD</sub> pins to an output pin.
  - 2. Do not exceed the total current value.
  - **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01)

<Example> Where n = 80% and IoH = -40.0 mA


Total output current of pins =  $(-40.0 \times 0.7)/(80 \times 0.01) \cong -35.0$  mA


However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.


#### Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## Minimum Instruction Execution Time during Main System Clock Operation










- When the high-speed on-chip oscillator clock is selected
- --- When high-speed system clock is selected

# **TI/TO Timing**







# **Interrupt Request Input Timing**



# **Key Interrupt Input Timing**



# **RESET** Input Timing



# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	(	Conditions	, ,	h-speed Mode	,	/-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> ксү1	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	167 Note 1		500 Note 1		1000 Note 1		ns
		2.4 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	250 Note 1		500 Note 1		1000 Note 1		ns
		1.8 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V			500 Note 1		1000 Note 1		ns
		1.6 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V					1000 Note 1		ns
SCKp high-/low-level width	tкн1, tкL1	4.0 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	tксү1/2 - 12		tkcy1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	tксү1/2 - 18		tkcy1/2 - 50		tксү1/2 - 50		ns
		2.4 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	tkcy1/2 - 38		tксү1/2 - 50		tkcy1/2 - 50		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$				tксү1/2 - 50		tксү1/2 - 50		ns
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V						tkcy1/2 - 100		ns
SIp setup time (to SCKp↑)	<b>t</b> sıĸı	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	44		110		110		ns
Note 2		2.4 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	75		110		110		ns
		1.8 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V			110		110		ns
		1.6 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V					220		ns
SIp hold time (from SCKp <sup>↑</sup> )	<b>t</b> KSI1	2.4 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	19		19		19		ns
•		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V			19		19		
		$1.6 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$						19		
Delay time from SCKp↓ to	<b>t</b> KSO1	C = 30 pF	2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		25		25		25	ns
SOp output Note 4		14016-0	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				25		25	
			$1.6 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$						25	

Notes 1. For CSI00, set a cycle of 2/fmck or longer. For CSI01, set a cycle of 4/fmck or longer.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3) (T<sub>A</sub> = −40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)


Parameter	Symbol	Conditions	HS (high- speed main) Mode		LS (low- speed main) Mode		voltage	(low- e main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸ1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $	81		479		479		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	177		479		479		ns
		$ 2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega $	479		479		479		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$			479		479		ns
SIp hold time (from SCKp↑) Note 1	t <sub>KSI1</sub>	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V,  2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $	19		19		19		ns
		$ \begin{array}{l} 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 2.7 \; \text{k}\Omega \end{array} $	19		19		19		ns
		$ 2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $	19		19		19		ns
		1.8 $V \le EV_{DD} < 3.3 V$ , 1.6 $V \le V_b \le 2.0 V^{Note 3}$ , $C_b = 30 pF$ , $R_b = 5.5 kΩ$			19		19		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V,  2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $		100		100		100	ns
		$ 2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega $		195		195		195	ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $		483		483		483	ns
		1.8 V $\leq$ EV <sub>DD</sub> < 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>Note 3</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ				483		483	ns
SIp setup time (to SCKp↓) Note 2	tsıĸ1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V,  2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $	44		110		110		ns
		$ 2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	44		110		110		ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	110		110		110		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}^{\text{Note 3}}, \\ C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega \end{array}$			110		110		ns

#### **Notes**

- 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. Use it with  $EV_{DD} \ge V_b$ .


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
  - 3. fmck: Serial array unit operation clock frequency
    (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

- **Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.
  - 2. The maximum value (MAX.) of  $t_{HD:DAT}$  is during normal transfer and a wait state is inserted in the  $\overline{ACK}$  (acknowledge) timing.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.


Standard mode:  $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 

## 2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>POR</sub>	Power supply rise time		1.51	1.55	V
	V <sub>PDR</sub>	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width <sup>Note</sup>	T <sub>PW</sub>		300			μs

Note Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>POR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



#### (2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub> Note 4	C1 to C5 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= $0.47 \mu F$	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> =	0.47 μF	2 V <sub>L1</sub> – 0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> =	0.47 <i>μ</i> F	3 V <sub>L1</sub> – 0.12	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V
Quadruply output voltage	V <sub>L4</sub> Note 4	C1 to $C5^{\text{Note 1}} = 0.47 \mu\text{F}$		4 V <sub>L1</sub> – 0.16	4 V <sub>L1</sub>	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time <sup>Note 3</sup>	tvwait2	C1 to C5 <sup>Note 1</sup> =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V<sub>L1</sub> and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between  $V_{\mathsf{L4}}$  and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. VL4 must be 5.5 V or lower.

### 2.7.3 Capacitor split method

### 1/3 bias method

(T<sub>A</sub> = -40 to +85°C, 2.2 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>		V <sub>DD</sub>		V
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	2/3 V <sub>L4</sub> - 0.1	2/3 VL4	2/3 V <sub>L4</sub> + 0.1	٧
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	1/3 V <sub>L4</sub> - 0.1	1/3 V <sub>L4</sub>	1/3 V <sub>L4</sub> + 0.1	٧
Capacitor split wait time <sup>Note 1</sup>	tvwait		100			ms

## Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	lон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	lo <sub>L1</sub>	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	lo <sub>L2</sub>	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	programming mode		
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (Ta = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD</sub> = V<sub>DD</sub> $\leq$ 5.5 V, Vss = EVss = 0 V)

(2/3)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit			
Supply	I <sub>DD2</sub>	HALT	HS (high-	f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.44	2.3	mA			
current Note 1	Note 2	mode	speed main) mode Note 7	7	V <sub>DD</sub> = 3.0 V		0.44	2.3	mA			
				f <sub>IH</sub> = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.40	1.7	mA			
					V <sub>DD</sub> = 3.0 V		0.40	1.7	mA			
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.9	mA			
			speed main) mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.45	2.0	mA			
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.9	mA			
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.45	2.0	mA			
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.02	mA			
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.26	1.10	mA			
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.02	mA			
		clock					V <sub>DD</sub> = 3.0 V	Resonator connection		0.26	1.10	mA
			Subsystem	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.31	0.57	μΑ			
				T <sub>A</sub> = -40°C	Resonator connection		0.50	0.76	μΑ			
			operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.37	0.57	μΑ			
				T <sub>A</sub> = +25°C	Resonator connection		0.56	0.76	μΑ			
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.46	1.17	μΑ			
				T <sub>A</sub> = +50°C	Resonator connection		0.65	1.36	μΑ			
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.57	1.97	μΑ			
				T <sub>A</sub> = +70°C	Resonator connection		0.76	2.16	μΑ			
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.85	3.37	μΑ			
				T <sub>A</sub> = +85°C	Resonator connection		1.04	3.56	μΑ			
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		3.04	15.37	μΑ			
				T <sub>A</sub> = +105°C	Resonator connection		3.23	15.56	μΑ			
	I <sub>DD3</sub> Note 6	STOP	T <sub>A</sub> = -40°C				0.17	0.50	μΑ			
	TA =	T <sub>A</sub> = +25°C	T <sub>A</sub> = +25°C			0.23	0.50	μΑ				
		T <sub>A</sub> = +50°C	T <sub>A</sub> = +50°C				1.10	μΑ				
		T <sub>A</sub> = +70°C	T <sub>A</sub> = +70°C				1.90	μΑ				
		T <sub>A</sub> = +85°C	T <sub>A</sub> = +85°C			0.71	3.30	μΑ				
			T <sub>A</sub> = +105°C				2.90	15.30	μΑ			

(Notes and Remarks are listed on the next page.)

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cond	litions	HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		334 Note 1		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		500 Note 1		ns
SCKp high-/low-level width	<b>t</b> кн1,	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V		tkcy1/2 - 24		ns
	<b>t</b> KL1	$2.7~V \leq EV_{DD} \leq 5.5~V$		tkcy1/2 - 36		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		tkcy1/2 - 76		ns
SIp setup time (to SCKp↑) Note 2	tsik1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		66		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		113		ns
SIp hold time (from SCKp↑) Note 3	t <sub>KSI1</sub>	$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		38		ns
Delay time from SCKp↓ to SOp output Note 4	tkso1	C = 30 pF Note 5	$2.4~V \le EV_{DD} \le 5.5~V$		50	ns

#### Notes 1. Set a cycle of 4/fmck or longer.

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.

# Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
  - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V, Reference voltage (+) = V<sub>DD</sub>, Reference voltage (-) = Vss)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit	
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	$2.4~V \le V_{DD} \le 5.5~V$		1.2	±7.0	LSB	
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs	
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs	
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs	
		10-bit resolution Target pin: Internal reference	$3.6~V \le V_{DD} \le 5.5~V$	2.375		39	μs	
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs	
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs	
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V			±0.60	%FSR	
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR	
Integral linearity error Note 1	ILE	10-bit resolution	$2.4~V \le V_{DD} \le 5.5~V$			±4.0	LSB	
Differential linearity error	DLE	10-bit resolution	$2.4~V \le V_{DD} \le 5.5~V$			±2.0	LSB	
Analog input voltage	Vain	ANIO, ANI1		0		V <sub>DD</sub>	V	
		ANI16 to ANI23		0		EV <sub>DD</sub>	V	
		Internal reference voltage output (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-speed main) mode)			V <sub>BGR</sub> Note 3			
		Temperature sensor output volt (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-s	,	V				


Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

# 4.5 64-pin Products

R5F10RLAAFA, R5F10RLCAFA R5F10RLAGFA, R5F10RLCGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51



©2012 Renesas Electronics Corporation. All rights reserved.

			Description		
Rev.	Date	Page	Summary		
2.00	Jan 10, 2014	35	Modification of table in 2.4 AC Characteristics		
	36	Addition of Minimum Instruction Execution Time during Main System Clock Operation			
		37	Modification of AC Timing Test Points and External System Clock Timing		
			Modification of AC Timing Test Points		
4		39	Modification of description, notes 1 and 2 in (1) During communication at same potential (UART mode)		
		41, 42	Modification of description, remark 2 in (2) During communication at same potential (CSI mode)		
		42, 43	Modification of description in (3) During communication at same potential (CSI mode)		
		45	Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)		
		46, 48	Modification of description, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)		
		49, 50	Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential (2.5 V, 3 V) (CSI mode)		
		51	Modification of table and note in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (1/3)		
		52	Modification of table and notes 1 to 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (2/3)		
		53, 54	Modification of table, note 3, and remark 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (3/3)		
		56	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)		
		57	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)		
		59, 60	Addition of (1) I <sup>2</sup> C standard mode		
		61	Addition of (2) I <sup>2</sup> C fast mode		
		62	Addition of (3) I <sup>2</sup> C fast mode plus		
		63	Addition of table in 2.6.1 A/D converter characteristics		
		63, 64 65	Modification of description and notes 3 to 5 in 2.6.1 (1)		
			Modification of description, notes 3 and 4 in 2.6.1 (2)		
		66	Modification of description, notes 3 and 4 in 2.6.1 (3)		
	67		Modification of description, notes 3 and 4 in 2.6.1 (4)		
			Modification of the table in 2.6.2 Temperature sensor/internal reference voltage characteristics		
		68	Modification of the table and note in 2.6.3 POR circuit characteristics		
		70	Modification of the table of LVD Detection Voltage of Interrupt & Reset Mode		
		70	Modification from VDD rise slope to Power supply voltage rising slope in 2.6.5  Supply voltage rise time		
		75	Modification of description in 2.10 Dedicated Flash Memory Programmer Communication (UART)		
		76	Modification of the figure in 2.11 Timing Specifications for Switching Flash Memory Programming Modes		
		77 to 126	Addition of products for industrial applications (G: T <sub>A</sub> = -40 to +105°C)		
2.10	Sep 30, 2016	127 to 133	Addition of product names for industrial applications (G: T <sub>A</sub> = -40 to +105°C)		
2.10	3 <del>c</del> p 30, 2016	5 6	Modification of pin configuration in 1.3.1 32-pin products		
		7	Modification of pin configuration in 1.3.2 44-pin products  Modification of pin configuration in 1.3.3 48-pin products		
		8	Modification of pin configuration in 1.3.4 52-pin products  Modification of pin configuration in 1.3.4 52-pin products		
		9, 10	Modification of pin configuration in 1.3.5 64-pin products  Modification of pin configuration in 1.3.5 64-pin products		
		17	Modification of pin configuration in 1.3.5 64-pin products  Modification of description of main system clock in 1.6 Outline of Functions		
		74	Modification of description of main system clock in 1.6 Outline of Functions  Modification of title of 2.8 RAM Data Retention Characteristics, Note, and figure		
		74	Modification of table of 2.9 Flash Memory Programming Characteristics		
		123	Modification of table of 3.8 RAM Data Retention Characteristics, Note, and figure		
		123	Modification of table of 3.9 Flash Memory Programming Characteristics and addition of Note 4		
		131	Modification of 4.5 64-pin Products		
		131	Modification of 4.5 04-pm Froducts		