



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rg8afb-x0

○ ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/L12				
			32 pins	44 pins	48 pins	52 pins	64 pins
32 KB	2 KB	1.5 KB ^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC
16 KB	2 KB	1 KB ^{Note}	R5F10RBA	R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA
8KB	2 KB	1 KB ^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	–


Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.

1.3.3 48-pin products

- 48-pin plastic LQFP (fine pitch) (7×7)

<R>




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

- 64-pin plastic LQFP (fine pitch) (10×10)
- 64-pin plastic LQFP (12×12)

<R>



Cautions 1. Make EV_{ss} pin the same potential as V_{ss} pin.

2. Make V_{DD} pin the same potential as EV_{DD} pin.
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{ss} and EV_{ss} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I _{LH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147		V _I = EV _{DD}		1	μA
	I _{LH2}	P20, P21, P137, RESET		V _I = V _{DD}		1	μA
	I _{LH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		V _I = V _{DD}	In input port or external clock input	1	μA
Input leakage current, low	I _{LIL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147		V _I = EV _{SS}		-1	μA
	I _{LIL2}	P20, P21, P137, RESET		V _I = V _{SS}		-1	μA
	I _{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		V _I = V _{SS}	In input port or external clock input	-1	μA
On-chip pll-up resistance	R _{U1}	V _I = EV _{SS}	SEGxx port				
	2.4 V ≤ EV _{DD} = V _{DD} ≤ 5.5 V		10	20	kΩ		
	1.6 V ≤ EV _{DD} = V _{DD} < 2.4 V		10	30	kΩ		
	R _{U2}		Ports other than above (Except for P60, P61, and P130)		10	20	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V ≤ EVDD = VDD ≤ 5.5 V, Vss = EVss = 0 V) (1/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	I _{DD1}	Operating mode	HS (high-speed main) mode ^{Note 5}	$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Basic operation	V _{DD} = 5.0 V		1.5		
					Normal operation	V _{DD} = 3.0 V		1.5	mA	
					Normal operation	V _{DD} = 5.0 V		3.3	5.0 mA	
					Normal operation	V _{DD} = 3.0 V		3.3	5.0 mA	
			f _{IH} = 16 MHz ^{Note 3}		Normal operation	V _{DD} = 5.0 V		2.5	3.7 mA	
					Normal operation	V _{DD} = 3.0 V		2.5	3.7 mA	
		LS (low-speed main) mode ^{Note 5}	f _{IH} = 8 MHz ^{Note 3}		Normal operation	V _{DD} = 3.0 V		1.2	1.8 mA	
					Normal operation	V _{DD} = 2.0 V		1.2	1.8 mA	
		LV (low-voltage main) mode ^{Note 5}	f _{IH} = 4 MHz ^{Note 3}		Normal operation	V _{DD} = 3.0 V		1.2	1.7 mA	
					Normal operation	V _{DD} = 2.0 V		1.2	1.7 mA	
		HS (high-speed main) mode ^{Note 5}	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$		Normal operation	Square wave input		2.8	4.4 mA	
					Normal operation	Resonator connection		3.0	4.6 mA	
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$		Normal operation	Square wave input		2.8	4.4 mA	
					Normal operation	Resonator connection		3.0	4.6 mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$		Normal operation	Square wave input		1.8	2.6 mA	
					Normal operation	Resonator connection		1.8	2.6 mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$		Normal operation	Square wave input		1.8	2.6 mA	
					Normal operation	Resonator connection		1.8	2.6 mA	
		LS (low-speed main) mode ^{Note 5}	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$		Normal operation	Square wave input		1.1	1.7 mA	
					Normal operation	Resonator connection		1.1	1.7 mA	
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}, V_{DD} = 2.0 \text{ V}$		Normal operation	Square wave input		1.1	1.7 mA	
					Normal operation	Resonator connection		1.1	1.7 mA	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = -40^\circ\text{C}$		Normal operation	Square wave input		3.5	4.9 μA	
					Normal operation	Resonator connection		3.6	5.0 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +25^\circ\text{C}$		Normal operation	Square wave input		3.6	4.9 μA	
					Normal operation	Resonator connection		3.7	5.0 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +50^\circ\text{C}$		Normal operation	Square wave input		3.7	5.5 μA	
					Normal operation	Resonator connection		3.8	5.6 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +70^\circ\text{C}$		Normal operation	Square wave input		3.8	6.3 μA	
					Normal operation	Resonator connection		3.9	6.4 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +85^\circ\text{C}$		Normal operation	Square wave input		4.1	7.7 μA	
					Normal operation	Resonator connection		4.2	7.8 μA	

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into V_{DD} and EV_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD} or V_{SS} , EV_{SS} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 24 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 4 MHz

Remarks 1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH} : High-speed on-chip oscillator clock frequency

3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$) (2/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit		
Supply current Note 1	I_{DD2} Note 2	HALT mode	HS (high-speed main) mode Note 7	$f_{IH} = 24 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.44	1.28	mA		
					$V_{DD} = 3.0 \text{ V}$		0.44	1.28	mA		
				$f_{IH} = 16 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.40	1.00	mA		
					$V_{DD} = 3.0 \text{ V}$		0.40	1.00	mA		
			LS (low-speed main) mode Note 7	$f_{IH} = 8 \text{ MHz}$ Note 4	$V_{DD} = 3.0 \text{ V}$		260	530	μA		
					$V_{DD} = 2.0 \text{ V}$		260	530	μA		
			LV (low-voltage main) mode Note 7	$f_{IH} = 4 \text{ MHz}$ Note 4	$V_{DD} = 3.0 \text{ V}$		420	640	μA		
					$V_{DD} = 2.0 \text{ V}$		420	640	μA		
			HS (high-speed main) mode Note 7	$f_{MX} = 20 \text{ MHz}$ Note 3, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.28	1.00	mA		
					Resonator connection		0.45	1.17	mA		
				$f_{MX} = 20 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.28	1.00	mA		
					Resonator connection		0.45	1.17	mA		
				$f_{MX} = 10 \text{ MHz}$ Note 3, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.19	0.60	mA		
					Resonator connection		0.26	0.67	mA		
				$f_{MX} = 10 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.19	0.60	mA		
					Resonator connection		0.26	0.67	mA		
			LS (low-speed main) mode Note 7	$f_{MX} = 8 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		95	330	μA		
					Resonator connection		145	380	μA		
				$f_{MX} = 8 \text{ MHz}$ Note 3, $V_{DD} = 2.0 \text{ V}$	Square wave input		95	330	μA		
					Resonator connection		145	380	μA		
			Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = -40^\circ\text{C}$	Square wave input		0.31	0.57	μA		
					Resonator connection		0.50	0.76	μA		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +25^\circ\text{C}$	Square wave input		0.37	0.57	μA		
					Resonator connection		0.56	0.76	μA		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +50^\circ\text{C}$	Square wave input		0.46	1.17	μA		
					Resonator connection		0.65	1.36	μA		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +70^\circ\text{C}$	Square wave input		0.57	1.97	μA		
					Resonator connection		0.76	2.16	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +85^\circ\text{C}$	STOP mode Note 8	Square wave input		0.85	3.37	μA		
					Resonator connection		1.04	3.56	μA		
I_{DD3} Note 6	STOP mode Note 8	$T_A = -40^\circ\text{C}$					0.17	0.50	μA		
		$T_A = +25^\circ\text{C}$					0.23	0.50	μA		
		$T_A = +50^\circ\text{C}$					0.32	1.10	μA		
		$T_A = +70^\circ\text{C}$					0.43	1.90	μA		
		$T_A = +85^\circ\text{C}$					0.71	3.30	μA		

(Notes and Remarks are listed on the next page.)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)
 (TA = -40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t _{KCY1}	t _{KCY1} ≥ 4/f _{CLK}	4.0 V ≤ EV _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	300		1150		1150	ns
			2.7 V ≤ EV _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	500		1150		1150	ns
			2.4 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	1150		1150		1150	ns
			1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , C _b = 30 pF, R _b = 5.5 kΩ			1150		1150	ns
SCKp high-level width	t _{KH1}	4.0 V ≤ EV _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	t _{KCY1} /2 - 75		t _{KCY1} /2 - 75		t _{KCY1} /2 - 75		ns
			2.7 V ≤ EV _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1} /2 - 170		t _{KCY1} /2 - 170		t _{KCY1} /2 - 170	ns
			2.4 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1} /2 - 458		t _{KCY1} /2 - 458		t _{KCY1} /2 - 458	ns
			1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , C _b = 30 pF, R _b = 5.5 kΩ			t _{KCY1} /2 - 458		t _{KCY1} /2 - 458	ns
SCKp low-level width	t _{KL1}	4.0 V ≤ EV _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	t _{KCY1} /2 - 12		t _{KCY1} /2 - 50		t _{KCY1} /2 - 50		ns
			2.7 V ≤ EV _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1} /2 - 18		t _{KCY1} /2 - 50		t _{KCY1} /2 - 50	ns
			2.4 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1} /2 - 50		t _{KCY1} /2 - 50		t _{KCY1} /2 - 50	ns
			1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , C _b = 30 pF, R _b = 5.5 kΩ			t _{KCY1} /2 - 50		t _{KCY1} /2 - 50	ns

Note Use it with EV_{DD} ≥ V_b.

Caution Select the TTL input buffer for the S_{OP} pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the S_{OP} pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)
 $(T_A = -40$ to $+85^\circ C, 1.8 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp hold time (from SCKp \downarrow) ^{Note 2}	t _{ksi1}	4.0 V \leq EV _{DD} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	19		19		19		ns
		2.7 V \leq EV _{DD} $<$ 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	19		19		19		ns
		2.4 V \leq EV _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V, C _b = 30 pF, R _b = 5.5 k Ω	19		19		19		ns
		1.8 V \leq EV _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 k Ω			19		19		ns
Delay time from SCKp \uparrow to SO _p output ^{Note 2}	t _{ks01}	4.0 V \leq EV _{DD} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω		25		25		25	ns
		2.7 V \leq EV _{DD} $<$ 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω		25		25		25	ns
		2.4 V \leq EV _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V, C _b = 30 pF, R _b = 5.5 k Ω		25		25		25	ns
		1.8 V \leq EV _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 k Ω			25		25		ns

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - Use it with EV_{DD} \geq V_b.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage		
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
ANIO, ANI1	—	Refer to 2.6.1 (3). Refer to 2.6.1 (2). Refer to 2.6.1 (1).	Refer to 2.6.1 (4). —
ANI16 to ANI23	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1).		

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 2.4 V ≤ EVDD = VDD ≤ 5.5 V, 1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V, Vss = EVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AVREFP = VDD ^{Note 3}	1.8 V ≤ VDD ≤ 5.5 V		1.2	±3.5	LSB
			1.6 V ≤ VDD ≤ 5.5 V ^{Note 4}		1.2	±7.0	LSB
Conversion time	tCONV	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.5625		39	μs
			2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution AVREFP = VDD ^{Note 3}	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
			1.6 V ≤ AVREFP ≤ 5.5 V ^{Note 4}			±0.50	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution AVREFP = VDD ^{Note 3}	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
			1.6 V ≤ AVREFP ≤ 5.5 V ^{Note 4}			±0.50	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AVREFP = VDD ^{Note 3}	1.8 V ≤ VDD ≤ 5.5 V			±2.5	LSB
			1.6 V ≤ VDD ≤ 5.5 V ^{Note 4}			±5.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution AVREFP = VDD ^{Note 3}	1.8 V ≤ VDD ≤ 5.5 V			±1.5	LSB
			1.6 V ≤ VDD ≤ 5.5 V ^{Note 4}			±2.0	LSB
Analog input voltage	V _{AIN}	Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)		V _{BGR} ^{Note 5}			V
	V _{BGR}	Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)		V _{TMPS25} ^{Note 5}			V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).

5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

- (4) When reference voltage (+) = Internal reference voltage ($\text{ADREFP1} = 1$, $\text{ADREFP0} = 0$), reference voltage (-) = $\text{AV}_{\text{REFM}}/\text{ANI1}$ ($\text{ADREFM} = 1$), target pin : ANI0, ANI16 to ANI23

($T_A = -40$ to $+85^\circ\text{C}$, $2.4 \text{ V} \leq \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{ss}} = \text{EV}_{\text{ss}} = 0 \text{ V}$, Reference voltage (+) = V_{BGR} ^{Note 3}, Reference voltage (-) = AV_{REFM} ^{Note 4} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		bit	
Conversion time	t_{CONV}	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E_{zs}	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			± 2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			± 1.0	LSB
Analog input voltage	V_{AIN}			0		V_{BGR} ^{Note 3}	V

- Notes**
- Excludes quantization error ($\pm 1/2$ LSB).
 - This value is indicated as a ratio (%FSR) to the full-scale value.
 - Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.
 - When reference voltage (-) = V_{ss} , the MAX. values are as follows.
Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AV_{REFM} .
Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AV_{REFM} .
Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AV_{REFM} .

2.6.2 Temperature sensor/internal reference voltage characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $2.4 \text{ V} \leq \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{ss}} = \text{EV}_{\text{ss}} = 0 \text{ V}$) (HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMP25}	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference voltage	V_{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor that depends on the temperature		-3.6		$\text{mV}/^\circ\text{C}$
Operation stabilization wait time	t_{AMP}		5			μs

2.7 LCD Characteristics

2.7.1 Resistance division method

(1) Static display mode

($T_A = -40$ to $+85^\circ C$, V_{L4} (MIN.) $\leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.0		V_{DD}	V

(2) 1/2 bias method, 1/4 bias method

($T_A = -40$ to $+85^\circ C$, V_{L4} (MIN.) $\leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.7		V_{DD}	V

(3) 1/3 bias method

($T_A = -40$ to $+85^\circ C$, V_{L4} (MIN.) $\leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.5		V_{DD}	V

(2) 1/4 bias method

(TA = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1} ^{Note 4}	C1 to C5 ^{Note 1} = 0.47 μF	VLCD = 04H	0.90	1.00	1.08
			VLCD = 05H	0.95	1.05	1.13
			VLCD = 06H	1.00	1.10	1.18
			VLCD = 07H	1.05	1.15	1.23
			VLCD = 08H	1.10	1.20	1.28
			VLCD = 09H	1.15	1.25	1.33
			VLCD = 0AH	1.20	1.30	1.38
			VLCD = 0BH	1.25	1.35	1.43
			VLCD = 0CH	1.30	1.40	1.48
			VLCD = 0DH	1.35	1.45	1.53
			VLCD = 0EH	1.40	1.50	1.58
			VLCD = 0FH	1.45	1.55	1.63
			VLCD = 10H	1.50	1.60	1.68
			VLCD = 11H	1.55	1.65	1.73
			VLCD = 12H	1.60	1.70	1.78
			VLCD = 13H	1.65	1.75	1.83
Doubler output voltage	V _{L2}	C1 to C5 ^{Note 1} = 0.47 μF	2 V _{L1} - 0.08	2 V _{L1}	2 V _{L1}	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} = 0.47 μF	3 V _{L1} - 0.12	3 V _{L1}	3 V _{L1}	V
Quadruply output voltage	V _{L4} ^{Note 4}	C1 to C5 ^{Note 1} = 0.47 μF	4 V _{L1} - 0.16	4 V _{L1}	4 V _{L1}	V
Reference voltage setup time ^{Note 2}	t _{VWAIT1}		5			ms
Voltage boost wait time ^{Note 3}	t _{VWAIT2}	C1 to C5 ^{Note 1} = 0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V_{L1} and GNDC3: A capacitor connected between V_{L2} and GNDC4: A capacitor connected between V_{L3} and GNDC5: A capacitor connected between V_{L4} and GND

C1 = C2 = C3 = C4 = C5 = 0.47 μF ± 30%

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
4. V_{L4} must be 5.5 V or lower.

2.7.3 Capacitor split method

1/3 bias method

(TA = -40 to +85°C, 2.2 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	V _{L4}	C1 to C4 = 0.47 μF ^{Note 2}		V _{DD}		V
V _{L2} voltage	V _{L2}	C1 to C4 = 0.47 μF ^{Note 2}	2/3 V _{L4} - 0.1	2/3 V _{L4}	2/3 V _{L4} + 0.1	V
V _{L1} voltage	V _{L1}	C1 to C4 = 0.47 μF ^{Note 2}	1/3 V _{L4} - 0.1	1/3 V _{L4}	1/3 V _{L4} + 0.1	V
Capacitor split wait time ^{Note 1}	t _{VWAIT}		100			ms


<R>

2.8 RAM Data Retention Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.46 ^{Note}		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.9 Flash Memory Programming Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \leq EV_{DD} = V_{DD} \leq 5.5$ V, $V_{SS} = EV_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f_{CLK}	$1.8 \leq V_{DD} \leq 5.5$ V	1		24	MHz
Number of code flash rewrites <small>Note 1, 2, 3</small>	C_{erwr}	Retained for 20 years $T_A = 85^\circ\text{C}$	1,000			Times
		Retained for 1 year $T_A = 25^\circ\text{C}$		1,000,000		
		Retained for 5 years $T_A = 85^\circ\text{C}$	100,000			
		Retained for 20 years $T_A = 85^\circ\text{C}$	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

2. When using flash memory programmer and Renesas Electronics self programming library
3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

Remark When updating data multiple times, use the flash memory as one for updating data.

2.10 Dedicated Flash Memory Programmer Communication (UART)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \leq EV_{DD} = V_{DD} \leq 5.5$ V, $V_{SS} = EV_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V) (3/3)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I _{FIL} ^{Note 1}				0.20		μA
RTC operating current	I _{RTC} Notes 1, 2, 3	f _{MAIN} is stopped			0.08		μA
12-bit interval timer current	I _{IT} Notes 1, 2, 4				0.08		μA
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	f _{IL} = 15 kHz			0.24		μA
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	I _{ADREF} Note 1				75.0		μA
Temperature sensor operating current	I _{TMPS} Note 1				75.0		μA
LVD operating current	I _{LVD} Notes 1, 7				0.08		μA
Self-programming operating current	I _{FSP} Notes 1, 9				2.50	12.20	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.20	mA
LCD operating current	I _{LCD1} Notes 11, 12	External resistance division method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.0 V		0.04	0.20	μA
	I _{LCD2} Note 11	Internal voltage boosting method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.1 V (VLCD = 12H)		1.12	3.70	μA
	I _{LCD3} Note 11		V _{DD} = EV _{DD} = 3.0 V V _{L4} = 3.0 V (VLCD = 04H)		0.63	2.20	μA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed ^{Note 10}		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		1.20	2.04	mA
		CSI/UART operation			0.70	1.54	mA

(Notes and Remarks are listed on the next page.)

3.5.2 Serial interface IICA

(1) I²C standard mode

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$	0	100	kHz
			2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$	0	100	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		μs
Hold time ^{Note 1}	t _{HD:STA}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		μs
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		μs
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		μs
Data setup time (reception)	t _{SU:DAT}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		250		ns
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		250		ns
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		0	3.45	μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		0	3.45	μs
Setup time of stop condition	t _{SU:STO}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		μs
Bus-free time	t _{BUF}	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		μs
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		μs

- Notes**
- The first clock pulse is generated after this period when the start/restart condition is detected.
 - The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω

- (2) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, 2.4 V ≤ AV_{REFP} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = AV_{REFP}, Reference voltage (-) = AV_{REFM} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	2.4 V ≤ AV _{REFP} ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	t _{CONV}	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ V _{DD} ≤ 5.5 V	3.1875		39	μs
			2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	2.4 V ≤ AV _{REFP} ≤ 5.5 V			±0.35	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	2.4 V ≤ AV _{REFP} ≤ 5.5 V			±0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	2.4 V ≤ AV _{REFP} ≤ 5.5 V			±3.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	2.4 V ≤ AV _{REFP} ≤ 5.5 V			±2.0	LSB
Analog input voltage	V _{AIN}	ANI16 to ANI23		0		AV _{REFP} and EV _{DD}	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When AV_{REFP} < EV_{DD} = V_{DD}, the MAX. values are as follows.

Overall error: Add ±4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

3.6.4 LVD circuit characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq EV_{DD} = V_{DD} \leq 5.5$ V, $V_{SS} = EV_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{LVD0}	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	V_{LVD1}	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	V_{LVD2}	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V_{LVD3}	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	V_{LVD4}	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	V_{LVD5}	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	V_{LVD6}	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	V_{LVD7}	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	t_{LW}		300			μs
Detection delay time					300	μs

LVD Detection Voltage of Interrupt & Reset Mode

($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq EV_{DD} = V_{DD} \leq 5.5$ V, $V_{SS} = EV_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V_{LVDD0}	$V_{POC2}, V_{POC1}, V_{POCO} = 0, 1, 1$, falling reset voltage	2.64	2.75	2.86	V
			2.81	2.92	3.03	V
	V_{LVDD1}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.75	2.86	V
			Falling interrupt voltage	2.90	3.02	V
	V_{LVDD2}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.85	2.96	V
			Falling interrupt voltage	3.90	4.06	V
	V_{LVDD3}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.83	3.98	V
			Falling interrupt voltage	4.13		V

3.6.5 Power supply voltage rising slope characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0$ V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S_{VDD}				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 31.4 AC Characteristics.

3.11 Timing Specifications for Switching Flash Memory Programming Modes

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	t_{SUINIT}	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	t_{HD}	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t_{SUINIT} : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.




tsu : Time to release the external reset after the TOOL0 pin is set to the low level

t_{HD} : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

R5F10RLAANB, R5F10RLCANB
R5F10RLAGNB, R5F10RLCGNB

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-4	0.16

Unit: mm



Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	7.95	8.00	8.05
E	7.95	8.00	8.05
A	—	—	0.80
A ₁	0.00	—	—
b	0.17	0.20	0.23
e	—	0.40	—
L _p	0.30	0.40	0.50
x	—	—	0.05
y	—	—	0.05
Z _D	—	1.00	—
Z _E	—	1.00	—
c ₂	0.15	0.20	0.25
D ₂	—	6.50	—
E ₂	—	6.50	—

© 2015 Renesas Electronics Corporation. All rights reserved.