



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rgagfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rgagfb-v0</a>

## 1.3.4 52-pin products

- 52-pin plastic LQFP (10 × 10)

&lt;R&gt;




**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

- 64-pin plastic LQFP (fine pitch) (10 × 10)
- 64-pin plastic LQFP (12 × 12)

&lt;R&gt;



- Cautions**
1. Make EV<sub>ss</sub> pin the same potential as V<sub>ss</sub> pin.
  2. Make V<sub>DD</sub> pin the same potential as EV<sub>DD</sub> pin.
  3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).


- Remarks**
1. For pin identification, see 1.4 Pin Identification.
  2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD</sub> pins and connect the V<sub>ss</sub> and EV<sub>ss</sub> pins to separate ground lines.
  3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

## 1.4 Pin Identification

ANI0, ANI1,		P130, P137:	Port 13
ANI16 to ANI23:	Analog Input	P140 to P147:	Port 14
AVREFM:	Analog Reference Voltage Minus	PCLBUZ0, PCLBUZ1:	Programmable Clock Output/Buzzer Output
AVREFP:	Analog Reference Voltage Plus	REGC:	Regulator Capacitance
CAPH, CAPL:	Capacitor for LCD	<u>RESET</u> :	Reset
COM0 to COM7,		RTC1HZ:	Real-time Clock Correction Clock (1 Hz) Output
EVDD:	Power Supply for Port	RxD0:	Receive Data
EVSS:	Ground for Port	<u>SCK00</u> , <u>SCK01</u> :	Serial Clock Input/Output
EXCLK:	External Clock Input (Main System Clock)	SCLA0:	Serial Clock Input/Output
EXCLKS:	External Clock Input (Subsystem Clock)	SDAA0:	Serial Data Input/Output
INTP0 to INTP7:	Interrupt Request From Peripheral	SEG0 to SEG38:	LCD Segment Output
KR0 to KR3:	Key Return	SI00, SI01:	Serial Data Input
P10 to P17:	Port 1	SO00, SO01:	Serial Data Output
P20, P21:	Port 2	TI00 to TI07:	Timer Input
P30 to P32:	Port 3	TO00 to TO07:	Timer Output
P40 to P43:	Port 4	TOOL0:	Data Input/Output for Tool
P50 to P54:	Port 5	TOOLRxD, TOOLTxD:	Data Input/Output for External Device
P60, P61:	Port 6	TxD0:	Transmit Data
P70 to P74:	Port 7	VDD:	Power Supply
P120 to P127:	Port 12	VL1 to VL4:	LCD Power Supply
		VSS:	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)
		XT1, XT2:	Crystal Oscillator (Subsystem Clock)

## 1.5 Block Diagram

### 1.5.1 32-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

## 2. ELECTRICAL SPECIFICATIONS (A, G: $T_A = -40$ to $+85^{\circ}\text{C}$ )

This chapter describes the electrical specifications for the products "A: Consumer applications ( $T_A = -40$  to  $+85^{\circ}\text{C}$ )" and "G: Industrial applications (with  $T_A = -40$  to  $+85^{\circ}\text{C}$ )".

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an  $\text{EV}_{\text{DD}}$ , or  $\text{EV}_{\text{SS}}$  pin, replace  $\text{EV}_{\text{DD}}$  with  $\text{V}_{\text{DD}}$ , or replace  $\text{EV}_{\text{SS}}$  with  $\text{V}_{\text{SS}}$ .

## 2.2 Oscillator Characteristics

### 2.2.1 X1, XT1 oscillator characteristics

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS</sub> = 0 V)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f <sub>X</sub> ) <sup>Note</sup>	Ceramic resonator/ crystal resonator	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> ≤ 2.7 V	1.0		16.0	MHz
		1.8 V ≤ V <sub>DD</sub> < 2.7 V	1.0		8.0	MHz
		1.6 V ≤ V <sub>DD</sub> < 1.8 V	1.0		4.0	MHz
XT1 clock oscillation frequency (f <sub>XT</sub> ) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

**Note** Indicates only permissible oscillator frequency ranges. Refer to **2.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 2.2.2 On-chip oscillator characteristics

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS</sub> = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup>	f <sub>IH</sub>			1		24	MHz
High-speed on-chip oscillator clock frequency accuracy		-20 to +85°C	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	-1		+1	%
			1.6 V ≤ V <sub>DD</sub> < 1.8 V	-5		+5	%
		-40 to -20°C	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	-1.5		+1.5	%
			1.6 V ≤ V <sub>DD</sub> < 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	f <sub>IL</sub>				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

**2.** This indicates the oscillator characteristics only. Refer to **2.4 AC Characteristics** for instruction execution time.

**Notes** 1. Current flowing to  $V_{DD}$ .

2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{RTC}$ , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{FIL}$  should be added.  $I_{DD2}$  subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{IT}$ , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{FIL}$  should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{WDT}$  when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{ADC}$  when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{LVD}$  when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mod.
11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current ( $I_{LCD1}$ ,  $I_{LCD2}$  or  $I_{LCD3}$ ) to the supply current ( $I_{DD1}$  or  $I_{DD2}$ ) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.  
The TYP. value and MAX. value are following conditions.
  - When  $f_{SUB}$  is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
  - 4-Time-Slice, 1/3 Bias Method
12. Not including the current that flows through the external divider resistor when the external resistance division method is used.

**Remarks** 1.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency

2.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
3.  $f_{CLK}$ : CPU/peripheral hardware clock frequency
4. Temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$



## 2.4 AC Characteristics

## 2.4.1 Basic operation

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS</sub> = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T <sub>CY</sub>	Main system clock (f <sub>MAIN</sub> ) operation	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.04167		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
			LV (low voltage main) mode	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
				LS (low-speed main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.125		1
		Subsystem clock (f <sub>SUB</sub> ) operation		1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.04167		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
			LV (low voltage main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
				LS (low-speed main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.125		1
External main system clock frequency	f <sub>EX</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			1.0		16.0	MHz
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ V <sub>DD</sub> < 1.8 V			1.0		4.0	MHz
	f <sub>EXS</sub>				32		35	kHz
External main system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			24			ns
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			30			ns
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			60			ns
		1.6 V ≤ V <sub>DD</sub> < 1.8 V			120			ns
	t <sub>EXHS</sub> , t <sub>EXLS</sub>				13.7			μs
TI00 to TI07 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>				1/f <sub>MCK</sub> +10			ns
TO00 to TO07 output frequency	f <sub>TO</sub>	HS (high-speed main) mode	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V				16	MHz
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V				8	MHz
			2.4 V ≤ EV <sub>DD</sub> < 2.7 V				4	MHz
		LS (low-speed main) mode	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				4	MHz
		LV (low voltage main) mode	1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V				2	MHz
PCLBUZ0, PCLBUZ1 output frequency	f <sub>PCL</sub>	HS (high-speed main) mode	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V				16	MHz
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V				8	MHz
			2.4 V ≤ EV <sub>DD</sub> < 2.7 V				4	MHz
		LS (low-speed main) mode	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				4	MHz
		LV (low-voltage main) mode	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				4	MHz
1.6 V ≤ EV <sub>DD</sub> < 1.8 V					2	MHz		
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V		1			μs
		INTP1 to INTP7	1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1			μs
Key interrupt input low-level width	t <sub>KR</sub>	KR0 to KR3	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V		250			ns
			1.6 V ≤ EV <sub>DD</sub> < 1.8 V		1			μs
RESET low-level width	t <sub>RSL</sub>				10			μs

**Remark** f<sub>MCK</sub>: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)  
(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t <sub>KCY1</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	167 Note 1		500 Note 1		1000 Note 1		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	250 Note 1		500 Note 1		1000 Note 1		ns
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			500 Note 1		1000 Note 1		ns
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V					1000 Note 1		ns
SCKp high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V	t <sub>KCY1</sub> /2 - 12		t <sub>KCY1</sub> /2 - 50		t <sub>KCY1</sub> /2 - 50		ns
		2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	t <sub>KCY1</sub> /2 - 18		t <sub>KCY1</sub> /2 - 50		t <sub>KCY1</sub> /2 - 50		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	t <sub>KCY1</sub> /2 - 38		t <sub>KCY1</sub> /2 - 50		t <sub>KCY1</sub> /2 - 50		ns
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			t <sub>KCY1</sub> /2 - 50		t <sub>KCY1</sub> /2 - 50		ns
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V					t <sub>KCY1</sub> /2 - 100		ns
Slp setup time (to SCKp↑) Note 2	t <sub>SIK1</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	44		110		110		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	75		110		110		ns
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			110		110		ns
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V					220		ns
Slp hold time (from SCKp↑) Note 3	t <sub>SH1</sub>	2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	19		19		19		ns
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			19		19		
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V					19		
Delay time from SCKp↓ to SOp output Note 4	t <sub>KSO1</sub>	C = 30 pF Note 5	2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	25		25		25	ns
			1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			25		25	
			1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V					25	

**Notes** 1. For CSI00, set a cycle of 2/f<sub>MCK</sub> or longer. For CSI01, set a cycle of 4/f<sub>MCK</sub> or longer.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

5. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

- Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),  
g: PIM and POM numbers (g = 1)
- 2.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSM) and the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number (mn = 00, 01))

**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)**  
(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 5</sup>	t <sub>KCY2</sub>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V	20 MHz < f <sub>MCK</sub>	8/f <sub>MCK</sub>						ns
			f <sub>MCK</sub> ≤ 20 MHz	6/f <sub>MCK</sub>		6/f <sub>MCK</sub>		6/f <sub>MCK</sub>		ns
		2.7 V ≤ EV <sub>DD</sub> < 4.0 V	16 MHz < f <sub>MCK</sub>	8/f <sub>MCK</sub>						ns
			f <sub>MCK</sub> ≤ 16 MHz	6/f <sub>MCK</sub>		6/f <sub>MCK</sub>		6/f <sub>MCK</sub>		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		6/f <sub>MCK</sub> and 500		6/f <sub>MCK</sub>		6/f <sub>MCK</sub>		ns
		1.8 V ≤ EV <sub>DD</sub> < 2.4 V				6/f <sub>MCK</sub>		6/f <sub>MCK</sub>		ns
		1.6 V ≤ EV <sub>DD</sub> < 1.8 V						6/f <sub>MCK</sub>		ns
SCKp high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V		t <sub>KCY2</sub> /2 - 7		t <sub>KCY2</sub> /2 - 7		t <sub>KCY2</sub> /2 - 7		ns
		2.7 V ≤ EV <sub>DD</sub> < 4.0 V		t <sub>KCY2</sub> /2 - 8		t <sub>KCY2</sub> /2 - 8		t <sub>KCY2</sub> /2 - 8		ns
		2.4 V ≤ EV <sub>DD</sub> < 2.7 V		t <sub>KCY2</sub> /2 - 18		t <sub>KCY2</sub> /2 - 18		t <sub>KCY2</sub> /2 - 18		ns
		1.8 V ≤ EV <sub>DD</sub> < 2.4 V				t <sub>KCY2</sub> /2 - 18		t <sub>KCY2</sub> /2 - 18		ns
		1.6 V ≤ EV <sub>DD</sub> < 1.8 V						t <sub>KCY2</sub> /2 - 66		ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1/f <sub>MCK</sub> + 20		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		ns
		2.4 V ≤ EV <sub>DD</sub> < 2.7 V		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		
		1.8 V ≤ EV <sub>DD</sub> < 2.4 V				1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		ns
		1.6 V ≤ EV <sub>DD</sub> < 1.8 V						1/f <sub>MCK</sub> + 40		ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>SI2</sub>	2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		ns
		1.8 V ≤ EV <sub>DD</sub> < 2.4 V				1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		ns
		1.6 V ≤ EV <sub>DD</sub> < 1.8 V						1/f <sub>MCK</sub> + 250		ns

(Notes, Caution, and Remarks are listed on the next page.)

## (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(2/2)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmission	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V			Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 1.4 kΩ, V <sub>b</sub> = 2.7 V			2.8 <sup>Note 2</sup>		2.8 <sup>Note 2</sup>	Mbps
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V			Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ, V <sub>b</sub> = 2.3 V			1.2 <sup>Note 4</sup>		1.2 <sup>Note 4</sup>	Mbps
			2.4 V ≤ EV <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V			Note 6		Note 6	bps
			Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V			0.43 <sup>Note 7</sup>		0.43 <sup>Note 7</sup>	Mbps
			1.8 V ≤ EV <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V				Notes 5, 6	Notes 5, 6	bps
			Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V				0.43 <sup>Note 7</sup>	0.43 <sup>Note 7</sup>	Mbps

**Notes 1.** The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV<sub>DD</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

(2) I<sup>2</sup>C fast mode(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	400	0	400	0	400	kHz
			2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	400	0	400	0	400	
			1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			0	400	0	400	
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				0.6		0.6		
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				0.6		0.6		
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		1.3		1.3		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		1.3		1.3		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				1.3		1.3		
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				0.6		0.6		
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		100		100		100		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		100		100		100		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				100		100		
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0	0.9	0	0.9	0	0.9	μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0	0.9	0	0.9	0	0.9	
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				0	0.9	0	0.9	
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		0.6		0.6		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				0.6		0.6		
Bus-free time	t <sub>BUF</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		1.3		1.3		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		1.3		1.3		
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				1.3		1.3		

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

## 2.6.4 LVD circuit characteristics

(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Detection voltage	Supply voltage level	V <sub>LVD0</sub>	Power supply rise time	3.98	4.06	4.14	V		
			Power supply fall time	3.90	3.98	4.06	V		
		V <sub>LVD1</sub>	Power supply rise time	3.68	3.75	3.82	V		
			Power supply fall time	3.60	3.67	3.74	V		
		V <sub>LVD2</sub>	Power supply rise time	3.07	3.13	3.19	V		
			Power supply fall time	3.00	3.06	3.12	V		
		V <sub>LVD3</sub>	Power supply rise time	2.96	3.02	3.08	V		
			Power supply fall time	2.90	2.96	3.02	V		
		V <sub>LVD4</sub>	Power supply rise time	2.86	2.92	2.97	V		
			Power supply fall time	2.80	2.86	2.91	V		
		V <sub>LVD5</sub>	Power supply rise time	2.76	2.81	2.87	V		
			Power supply fall time	2.70	2.75	2.81	V		
		V <sub>LVD6</sub>	Power supply rise time	2.66	2.71	2.76	V		
			Power supply fall time	2.60	2.65	2.70	V		
		V <sub>LVD7</sub>	Power supply rise time	2.56	2.61	2.66	V		
			Power supply fall time	2.50	2.55	2.60	V		
		V <sub>LVD8</sub>	Power supply rise time	2.45	2.50	2.55	V		
			Power supply fall time	2.40	2.45	2.50	V		
		V <sub>LVD9</sub>	Power supply rise time	2.05	2.09	2.13	V		
			Power supply fall time	2.00	2.04	2.08	V		
		V <sub>LVD10</sub>	Power supply rise time	1.94	1.98	2.02	V		
			Power supply fall time	1.90	1.94	1.98	V		
		V <sub>LVD11</sub>	Power supply rise time	1.84	1.88	1.91	V		
			Power supply fall time	1.80	1.84	1.87	V		
		V <sub>LVD12</sub>	Power supply rise time	1.74	1.77	1.81	V		
			Power supply fall time	1.70	1.73	1.77	V		
		V <sub>LVD13</sub>	Power supply rise time	1.64	1.67	1.70	V		
			Power supply fall time	1.60	1.63	1.66	V		
		Minimum pulse width		t <sub>LW</sub>		300			μs
		Detection delay time		t <sub>LD</sub>				300	μs

## 2.7.2 Internal voltage boosting method

## (1) 1/3 bias method

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub>	C1 to C4 <sup>Note 1</sup> = 0.47 μF	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V <sub>L2</sub>	C1 to C4 <sup>Note 1</sup> = 0.47 μF	2 V <sub>L1</sub> − 0.1	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V	
Tripler output voltage	V <sub>L4</sub>	C1 to C4 <sup>Note 1</sup> = 0.47 μF	3 V <sub>L1</sub> − 0.15	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V	
Reference voltage setup time <sup>Note 2</sup>	t <sub>WAIT1</sub>		5			ms	
Voltage boost wait time <sup>Note 3</sup>	t <sub>WAIT2</sub>	C1 to C4 <sup>Note 1</sup> = 0.47 μF	500			ms	

**Notes** 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V<sub>L1</sub> and GNDC3: A capacitor connected between V<sub>L2</sub> and GNDC4: A capacitor connected between V<sub>L4</sub> and GND

C1 = C2 = C3 = C4 = 0.47 μF±30%


2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

## <R> 2.8 RAM Data Retention Characteristics

(T<sub>A</sub> = -40 to +85°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.46 <sup>Note</sup>		5.5	V

<R> **Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



## 2.9 Flash Memory Programming Characteristics

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f <sub>CLK</sub>	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	1		24	MHz
<R> Number of code flash rewrites Note 1, 2, 3	C <sub>enwr</sub>	Retained for 20 years T <sub>A</sub> = 85°C	1,000			Times
<R> Number of data flash rewrites Note 1, 2, 3		Retained for 1 year T <sub>A</sub> = 25°C		1,000,000		
<R>		Retained for 5 years T <sub>A</sub> = 85°C	100,000			
<R>		Retained for 20 years T <sub>A</sub> = 85°C	10,000			

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

**2.** When using flash memory programmer and Renesas Electronics self programming library

**3.** This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

**Remark** When updating data multiple times, use the flash memory as one for updating data.

## 2.10 Dedicated Flash Memory Programmer Communication (UART)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps



## 2.11 Timing Specifications for Switching Flash Memory Programming Modes

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	t <sub>SUINIT</sub>	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	t <sub>SU</sub>	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	t <sub>HD</sub>	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** t<sub>SUINIT</sub>: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.

t<sub>SU</sub>: Time to release the external reset after the TOOL0 pin is set to the low level

t<sub>HD</sub>: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)**  
**(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)**


Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time <sup>Note 5</sup>	t <sub>KCY2</sub>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V	20 MHz < f <sub>MCK</sub>	16/f <sub>MCK</sub>		ns
			f <sub>MCK</sub> ≤ 20 MHz	12/f <sub>MCK</sub>		ns
		2.7 V ≤ EV <sub>DD</sub> < 4.0 V	16 MHz < f <sub>MCK</sub>	16/f <sub>MCK</sub>		ns
			f <sub>MCK</sub> ≤ 16 MHz	12/f <sub>MCK</sub>		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		12/f <sub>MCK</sub> and 1000		ns
SCKp high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V		t <sub>KCY2</sub> /2 - 14		ns
		2.7 V ≤ EV <sub>DD</sub> < 4.0 V		t <sub>KCY2</sub> /2 - 16		ns
		2.4 V ≤ EV <sub>DD</sub> < 2.7 V		t <sub>KCY2</sub> /2 - 36		ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1/f <sub>MCK</sub> + 40		ns
		2.4 V ≤ EV <sub>DD</sub> < 2.7 V		1/f <sub>MCK</sub> + 60		ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSI2</sub>	2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1/f <sub>MCK</sub> + 62		ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO2</sub>	C = 30 pF <sup>Note 4</sup>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V		2/f <sub>MCK</sub> + 66	ns
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V		2/f <sub>MCK</sub> + 66	ns
			2.4 V ≤ EV <sub>DD</sub> < 2.7 V		2/f <sub>MCK</sub> + 113	Ns

- Notes**
1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp setup time becomes “to SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp hold time becomes “from SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  3. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The delay time to SOp output becomes “from SCKp↑” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  4. C is the load capacitance of the SOp output lines.
  5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps


**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),  
g: PIM number (g = 1)
  2. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))


**CSI mode connection diagram (during communication at same potential)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark** p: CSI number (p = 00, 01), m: Unit number (m = 0),  
 n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

## 3.7.3 Capacitor split method

## 1/3 bias method

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>		V <sub>DD</sub>		V
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>	2/3 V <sub>L4</sub> - 0.1	2/3 V <sub>L4</sub>	2/3 V <sub>L4</sub> + 0.1	V
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>	1/3 V <sub>L4</sub> - 0.1	1/3 V <sub>L4</sub>	1/3 V <sub>L4</sub> + 0.1	V
Capacitor split wait time <sup>Note 1</sup>	t <sub>WAIT</sub>		100			ms

**Notes** 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V<sub>L1</sub> and GNDC3: A capacitor connected between V<sub>L2</sub> and GNDC4: A capacitor connected between V<sub>L4</sub> and GND

C1 = C2 = C3 = C4 = 0.47 μF±30%

## 4.5 64-pin Products

R5F10RLAAFA, R5F10RLCAFA

R5F10RLAGFA, R5F10RLCGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51

