

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rgcgfb-v0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

2. ELECTRICAL SPECIFICATIONS (A, G: $T_A = -40$ to $+85^{\circ}$ C)

This chapter describes the electrical specifications for the products "A: Consumer applications ($T_A = -40$ to $+85^{\circ}$ C)" and "G: Industrial applications (with $T_A = -40$ to $+85^{\circ}$ C)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD, or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.



•	,	,	,				•
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EVDD		EVdd	V
	VIH2	P10, P11, P15, P16	TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	2.2		EVDD	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
VIH3 VIH4		TTL input buffer 1.6 V \leq EV _{DD} $<$ 3.3 V	1.50		EVDD	V	
	Vінз	P20, P21		0.7V _{DD}		VDD	V
	VIH4	P60, P61		0.7EVDD		EVDD	V
	VIH5	P121 to P124, P137, EXCLK, EXCLK	S, RESET	0.8V _{DD}		VDD	V
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
Vii			TTL input buffer 1.6 V \leq EV _{DD} $<$ 3.3 V	0		0.32	V
	VIL3	P20, P21	0		0.3Vdd	V	
	VIL4	P60, P61	0		0.3EVDD	V	
	VIL5	P121 to P124, P137, EXCLK, EXCLK	0		0.2VDD	V	

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$




Caution The maximum value of VIH of P10, P12, P15, P17 is EVDD, even in the N-ch open-drain mode.


Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



 Remarks 1. R_b[Ω]:Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
2. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)

> fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(5) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	speed	high- main) ode		/-speed Mode	voltage	(low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 2/f с∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200 Note 1		1150 Note 1		1150 Note 1		ns
			$\begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	300 Note 1		1150 Note 1		1150 Note 1		ns
SCKp high-level width	width tkh1		$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 V \le EV_{DD}$ $C_b = 20 pF, R$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		ns
SCKp low-level width tkl1		$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 k Ω	tксү1/2 – 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time tsik1 (to SCKp↑) ^{Note 2}		$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	58		479		479		ns	
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	10		10		10		ns	
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	10		10		10		ns	
Delay time from SCKp \downarrow to SOp output Note 2	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$		60		60		60	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 k Ω		130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 3}	tsik1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	23		110		110		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 3}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	10		10		10		ns	
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, $k_{\rm b}$ = 2.7 k Ω	10		10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 3}	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$		10		10		10	ns	
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 k Ω		10		10		10	ns

(TA = -40 to +85°C, 2.7 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EV_{ss} = 0 V)

(Notes, Caution and Remarks are listed on the next page.)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$


Parameter	Symbol	Conditions	HS (high-	LS	(low-	LV	(low-	Unit
			speed	l main)	speed	l main)	voltage	e main)	
			Mo	ode	Mo	ode	Mo	ode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	81		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		479		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	479		479		479		ns
2		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			479		479		ns
SIp hold time tksn (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ			19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		100		100		100	ns
		$\begin{array}{l} 2.7 \; V \leq EV_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		195		195		195	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		483		483		483	ns
						483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	110		110		110		ns
		1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ			110		110		ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


3. Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

(3) I^2C fast mode plus


 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Con	ditions		h-speed Mode	LS (low main)	/-speed Mode	· ·	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode plus: $f_{CLK} \ge 10 \text{ MHz}$	$2.7~V \le EV_{\text{DD}} \le 5.5~V$	0	1000	_	-	_	_	kHz
Setup time of restart condition	t su:sta	$2.7~V \le EV_{\text{DD}} \le 5.5$	0.26				_	_	μs	
Hold time ^{Note 1}	thd:sta	$2.7~V \leq EV_{\text{DD}} \leq 5.5$	0.26		_	_	_	μs		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \le EV_{\text{DD}} \le 5.5$	0.5		—		_		μs	
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	0.26		_		_		μs	
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	V	50		—		_	_	μs
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	V	0	0.45	_	_	_	_	μs
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	0.26		—			_	μs	
Bus-free time	tbuf	$2.7 \text{ V} \le EV_{\text{DD}} \le 5.5$	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			_	_	_	_	μs

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing





(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (−) = V_{ss} (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}},$	Reference voltage (-)
= Vss)	

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$		1.2	±7.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$		1.2	±10.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
			$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±4.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±2.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±2.5	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		VDD	V
		ANI16 to ANI23		0		EVDD	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (hig		V			
		Temperature sensor output (2.4 V \leq VDD \leq 5.5 V, HS (high		VTMPS25 Note 4		V	

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

2.7 LCD Characteristics

2.7.1 Resistance division method

(1) Static display mode

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		VDD	V

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

(3) 1/3 bias method

$(T_A = -40 \text{ to } +85^{\circ}C, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



2.7.2 Internal voltage boosting method

(1) 1/3 bias method

(T_A = -40 to +85°C, 1.8 V \leq V_DD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} =	= 0.47 <i>μ</i> F	2 V∟1 – 0.1	2 VL1	2 V _{L1}	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} = 0.47 μ F		3 V∟1 – 0.15	3 V _{L1}	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	= 0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND

C3: A capacitor connected between V_{L2} and GND

C4: A capacitor connected between V_{L4} and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- **3.** This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1 Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	2 V _{L1} -0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C5 ^{Note 1} = 0.47 μ F		3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4 Note 4	C1 to C5 ^{Note 1} = 0.47 μ F		4 VL1-0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between VL3 and GND

C5: A capacitor connected between $V_{{\mbox{\tiny L4}}}$ and GND

- C1 = C2 = C3 = C4 = C5 = 0.47 µF±30%
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. VL4 must be 5.5 V or lower.

2.7.3 Capacitor split method

1/3 bias method


(TA = -40 to +85°C, 2.2 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 μ F ^{Note 2}		VDD		V
V∟₂ voltage	VL2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V _{L4} + 0.1	V
V∟1 voltage	VL1	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V _{L4} - 0.1	1/3 VL4	1/3 V _{L4} + 0.1	V
Capacitor split wait time ^{Note 1}	t vwait		100			ms



2.11 Timing Specifications for Switching Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.
 - $t_{\text{SU:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - thD: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



1440 10 +1	<u> </u>	(3/3					
Items	Symbol	Conditions	1	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EVDD		EVDD	V
	VIH2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	2.2		EVdd	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
			TTL input buffer 2.4 V \leq EV _{DD} $<$ 3.3 V	1.50		EVDD	V
	VIH3	P20, P21		0.7Vdd		VDD	V
	VIH4	P60, P61		0.7EVDD		EVDD	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0.8Vdd		Vdd	V
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20, P21		0		0.3VDD	V
	VIL4	P60, P61		0		0.3EV _{DD}	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0		0.2VDD	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Caution The maximum value of Vi of pins P10, P12, P15, and P17 is EVDD, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 V \le V_{DD} \le 5.5 V@1 MHz$ to 24 MHz $2.4 V \le V_{DD} \le 5.5 V@1 MHz$ to 16 MHz
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		Vdd	V
		ANI16 to ANI23		0		EVDD	V
		Internal reference voltage output (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-s)		VBGR Note 3		V	
		Temperature sensor output volt (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-s)	0	Ň	TMPS25 Note	3	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



3.6.4 LVD circuit characteristics

(TA = -40 to +105°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.90	4.06	4.22	V
voltage			Power supply fall time	3.83	3.98	4.13	V
		VLVD1	Power supply rise time	3.60	3.75	3.90	V
			Power supply fall time	3.53	3.67	3.81	V
		VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pu	Ilse width	t∟w		300			μs
Detection d	elay time					300	μs

LVD Detection Voltage of Interrupt & Reset Mode

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{PDR} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Con	Conditions			MAX.	Unit
Interrupt and reset	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1,	falling reset voltage	2.64	2.75	2.86	V
mode	VLVDD1	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 31.4 AC Characteristics.

3.7.3 Capacitor split method

1/3 bias method

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	VL4	C1 to C4 = 0.47 μ F ^{Note 2}		Vdd		V
V∟₂ voltage	Vl2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V∟₄ + 0.1	V
V _{L1} voltage	VL1	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V∟₄ – 0.1	1/3 VL4	1/3 V∟₄ + 0.1	V
Capacitor split wait time ^{Note 1}	tvwait		100			ms

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND

C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND

C4: A capacitor connected between $V_{\mbox{\tiny L4}}$ and GND


C1 = C2 = C3 = C4 = 0.47 μ F \pm 30%





R5F10RLAANB, R5F10RLCANB R5F10RLAGNB, R5F10RLCGNB


<r></r>	JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]	
	P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-4	0.16	

Unit: mm









Reference	Dimensi	ons in mi	llimeters
Symbol	Min	Nom	Max
D	7.95	8.00	8.05
E	7.95	8.00	8.05
A	_		0.80
A ₁	0.00		—
b	0.17	0.20	0.23
е	_	0.40	—
Lp	0.30	0.40	0.50
x	_	—	0.05
У	_	—	0.05
ZD	_	1.00	—
ZE	_	1.00	—
c ₂	0.15	0.20	0.25
D ₂	_	6.50	—
E ₂	—	6.50	—

© 2015 Renesas Electronics Corporation. All rights reserved.



Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-case Lectronics nong roug Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141